<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wireguard-openbsd/sys/arch/mips64/include/atomic.h, branch jd/queueboosts</title>
<subtitle>WireGuard implementation for the OpenBSD kernel</subtitle>
<id>https://git.zx2c4.com/wireguard-openbsd/atom/sys/arch/mips64/include/atomic.h?h=jd%2Fqueueboosts</id>
<link rel='self' href='https://git.zx2c4.com/wireguard-openbsd/atom/sys/arch/mips64/include/atomic.h?h=jd%2Fqueueboosts'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/'/>
<updated>2019-10-28T09:41:37Z</updated>
<entry>
<title>Fix atomic_sub_long_nv() on mips64. The negation should use</title>
<updated>2019-10-28T09:41:37Z</updated>
<author>
<name>visa</name>
<email>visa@openbsd.org</email>
</author>
<published>2019-10-28T09:41:37Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=97b484412220002069a7e7e6fb5ff87d981a3556'/>
<id>urn:sha1:97b484412220002069a7e7e6fb5ff87d981a3556</id>
<content type='text'>
64-bit unsigned arithmetic.
</content>
</entry>
<entry>
<title>Make atomic.h ready to be included in userland.</title>
<updated>2017-05-15T09:17:33Z</updated>
<author>
<name>mpi</name>
<email>mpi@openbsd.org</email>
</author>
<published>2017-05-15T09:17:33Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=d2c86be4a2461b1f280c995c9be4ec705fa614af'/>
<id>urn:sha1:d2c86be4a2461b1f280c995c9be4ec705fa614af</id>
<content type='text'>
- keep setbits/clearbits inside _KERNEL

ok visa@
</content>
</entry>
<entry>
<title>atomic_{cas,swap}_ptr takes a volatile void *, not a volatile void **.</title>
<updated>2015-02-10T23:54:09Z</updated>
<author>
<name>dlg</name>
<email>dlg@openbsd.org</email>
</author>
<published>2015-02-10T23:54:09Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=119922d2e40029965b8a0325480421c0d86a04eb'/>
<id>urn:sha1:119922d2e40029965b8a0325480421c0d86a04eb</id>
<content type='text'>
this makes mips64 consistent with the api and all other archs.

testing and ok miod@
</content>
</entry>
<entry>
<title>implement atomic operations using ll/sc, and convert rw_cas and callers of the</title>
<updated>2014-09-30T06:51:58Z</updated>
<author>
<name>jmatthew</name>
<email>jmatthew@openbsd.org</email>
</author>
<published>2014-09-30T06:51:58Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=1b2dfb44f6d93f367a7d71404fb0b44c6414717a'/>
<id>urn:sha1:1b2dfb44f6d93f367a7d71404fb0b44c6414717a</id>
<content type='text'>
pre-existing atomics to match.

tested on sgi (octane) and octeon (erl)
ok miod@ dlg@
</content>
</entry>
<entry>
<title>It's been a quarter century: we can assume volatile is present with that name.</title>
<updated>2014-03-29T18:09:28Z</updated>
<author>
<name>guenther</name>
<email>guenther@openbsd.org</email>
</author>
<published>2014-03-29T18:09:28Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=2df76cc2a0aee2cb2166e3799b7bb5c3f883f83d'/>
<id>urn:sha1:2df76cc2a0aee2cb2166e3799b7bb5c3f883f83d</id>
<content type='text'>
ok dlg@ mpi@ deraadt@
</content>
</entry>
<entry>
<title>Normalize sentinel. Use _MACHINE_*_H_ and _&lt;ARCH&gt;_*_H_ properly and consitently.</title>
<updated>2011-03-23T16:54:33Z</updated>
<author>
<name>pirofti</name>
<email>pirofti@openbsd.org</email>
</author>
<published>2011-03-23T16:54:33Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=2fa72412907ae78c4787a4a8f888c5f0486e225c'/>
<id>urn:sha1:2fa72412907ae78c4787a4a8f888c5f0486e225c</id>
<content type='text'>
Discussed and okay drahn@. Okay deraadt@.
</content>
</entry>
<entry>
<title>MP-safe pmap implemented, enable IPI in interrupt handler to avoid deadlock.</title>
<updated>2009-12-28T06:55:27Z</updated>
<author>
<name>syuu</name>
<email>syuu@openbsd.org</email>
</author>
<published>2009-12-28T06:55:27Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=7d157f4a0d5fc31a0f60dfe25aa448fd2f66ead9'/>
<id>urn:sha1:7d157f4a0d5fc31a0f60dfe25aa448fd2f66ead9</id>
<content type='text'>
ok miod@
</content>
</entry>
<entry>
<title>atomic counter increment for SMP.</title>
<updated>2009-11-27T00:08:27Z</updated>
<author>
<name>syuu</name>
<email>syuu@openbsd.org</email>
</author>
<published>2009-11-27T00:08:27Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=0cdf418b72b2586c03cd746c2c00eb3463f3ff92'/>
<id>urn:sha1:0cdf418b72b2586c03cd746c2c00eb3463f3ff92</id>
<content type='text'>
ok jsing@
</content>
</entry>
<entry>
<title>Better constraints on the temporary register in atomic_{set,clear}bits_int.</title>
<updated>2009-04-12T17:52:17Z</updated>
<author>
<name>miod</name>
<email>miod@openbsd.org</email>
</author>
<published>2009-04-12T17:52:17Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=229f2d83f792c69ee5399f319f6fec12767d8f3e'/>
<id>urn:sha1:229f2d83f792c69ee5399f319f6fec12767d8f3e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Real atomic_{set,clear}bits_int implementation, and replace similar</title>
<updated>2007-03-23T21:07:36Z</updated>
<author>
<name>miod</name>
<email>miod@openbsd.org</email>
</author>
<published>2007-03-23T21:07:36Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=d0f595f8ddf891570ce7d052298b42c1dd114b35'/>
<id>urn:sha1:d0f595f8ddf891570ce7d052298b42c1dd114b35</id>
<content type='text'>
{set,clr}_ipending with the above routines.
ok kettenis@
</content>
</entry>
</feed>
