<feed xmlns='http://www.w3.org/2005/Atom'>
<title>wireguard-openbsd/sys/arch/sgi/include/cpu.h, branch jd/queueboosts</title>
<subtitle>WireGuard implementation for the OpenBSD kernel</subtitle>
<id>https://git.zx2c4.com/wireguard-openbsd/atom/sys/arch/sgi/include/cpu.h?h=jd%2Fqueueboosts</id>
<link rel='self' href='https://git.zx2c4.com/wireguard-openbsd/atom/sys/arch/sgi/include/cpu.h?h=jd%2Fqueueboosts'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/'/>
<updated>2017-07-30T16:05:24Z</updated>
<entry>
<title>Define MAXCPUS per mips64 port.</title>
<updated>2017-07-30T16:05:24Z</updated>
<author>
<name>visa</name>
<email>visa@openbsd.org</email>
</author>
<published>2017-07-30T16:05:24Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=70641ad19215cac260b8a751878d8e511c606661'/>
<id>urn:sha1:70641ad19215cac260b8a751878d8e511c606661</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Rework the per-cpu cache information. Use a common struct to store the line</title>
<updated>2014-03-09T10:12:17Z</updated>
<author>
<name>miod</name>
<email>miod@openbsd.org</email>
</author>
<published>2014-03-09T10:12:17Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=d6930de2d845d784556c0110b954a9bbee0b8038'/>
<id>urn:sha1:d6930de2d845d784556c0110b954a9bbee0b8038</id>
<content type='text'>
size, the number of sets, and the total size (and the set size, for convenience)
per cache (I$, D$, L2, L3).
This allows cpu.c to print the number of ways (sets) of L2 and L3 caches from
the cache information, rather than hardcoding this from the processor type.
</content>
</entry>
<entry>
<title>Add cache operation functions pointers to struct cpu_info; the various</title>
<updated>2012-06-24T16:26:02Z</updated>
<author>
<name>miod</name>
<email>miod@openbsd.org</email>
</author>
<published>2012-06-24T16:26:02Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=875430868ae1408f28a7fb9f99a075ee6d75ec63'/>
<id>urn:sha1:875430868ae1408f28a7fb9f99a075ee6d75ec63</id>
<content type='text'>
cache lines and sizes are already there, after all.

The ConfigCache cache routine is responsible for filling these function
pointers; cache routine invocation macros are updated to use the cpu_info
fields, but may still be overriden in &lt;machine/cpu.h&gt; on platforms where
only one set of cache routines is used.
</content>
</entry>
<entry>
<title>Rework the signature of the cache handling routines again. It makes more sense</title>
<updated>2012-04-21T12:20:30Z</updated>
<author>
<name>miod</name>
<email>miod@openbsd.org</email>
</author>
<published>2012-04-21T12:20:30Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=b94f5bc55b27044860ce98464ed855a66733c4ba'/>
<id>urn:sha1:b94f5bc55b27044860ce98464ed855a66733c4ba</id>
<content type='text'>
to pass both the virtual and physical addresses of the page to clean to
SyncDCachePage, which is the only routine using `Index' operations on the data
cache, which might be virtually indexed at some levels but physically indexed
at others. On the other hand, it does not make any sense to pass a physical
address to routines using `Hit' operations (and they were discarding them
anyway).

In addition to making things cleaner, this fixes sporadic userland misbehaviour
(read: SIGSGEV) on RM7000 O2 systems.
</content>
</entry>
<entry>
<title>Normalize sentinel. Use _MACHINE_*_H_ and _&lt;ARCH&gt;_*_H_ properly and consitently.</title>
<updated>2011-03-23T16:54:33Z</updated>
<author>
<name>pirofti</name>
<email>pirofti@openbsd.org</email>
</author>
<published>2011-03-23T16:54:33Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=2fa72412907ae78c4787a4a8f888c5f0486e225c'/>
<id>urn:sha1:2fa72412907ae78c4787a4a8f888c5f0486e225c</id>
<content type='text'>
Discussed and okay drahn@. Okay deraadt@.
</content>
</entry>
<entry>
<title>move machine dependent GET_CPU_INFO(), getcurcpu(), setcurcpu() to arch/sgi. ok miod@</title>
<updated>2010-09-11T11:29:49Z</updated>
<author>
<name>syuu</name>
<email>syuu@openbsd.org</email>
</author>
<published>2010-09-11T11:29:49Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=1d6e357129ea3f28b68046f1362026500e44724b'/>
<id>urn:sha1:1d6e357129ea3f28b68046f1362026500e44724b</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Move cache settings into hw_cpu_init_secondary() ok miod@</title>
<updated>2010-09-09T10:59:01Z</updated>
<author>
<name>syuu</name>
<email>syuu@openbsd.org</email>
</author>
<published>2010-09-09T10:59:01Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=dc55a247960e958bef7b75220cf399fce39965c6'/>
<id>urn:sha1:dc55a247960e958bef7b75220cf399fce39965c6</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Storeing current cpu_info address into LLAddr register, for curcpu().</title>
<updated>2010-04-28T16:20:28Z</updated>
<author>
<name>syuu</name>
<email>syuu@openbsd.org</email>
</author>
<published>2010-04-28T16:20:28Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=afdabf13cf434cbb2164e59d58340fb877b5becf'/>
<id>urn:sha1:afdabf13cf434cbb2164e59d58340fb877b5becf</id>
<content type='text'>
Instead of previous implementation, we won't use physical cpuid to fetch curcpu().
This requires to implement IP27/35 SMP.
Implemented getcurcpu() and setcurcpu() for it, smp_malloc() renamed alloc_contiguous_pages() because now it only allocate by page.
ok miod@
</content>
</entry>
<entry>
<title>Move cache information from global variables to per-cpu_info fields; this</title>
<updated>2010-01-09T23:34:26Z</updated>
<author>
<name>miod</name>
<email>miod@openbsd.org</email>
</author>
<published>2010-01-09T23:34:26Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=c1805af1501aefa7473e5028cfb47506279bac47'/>
<id>urn:sha1:c1805af1501aefa7473e5028cfb47506279bac47</id>
<content type='text'>
allows processors with different cache sizes to be used.

Cache management routines now take a struct cpu_info * as first parameter.
</content>
</entry>
<entry>
<title>Fix compile error caused from previous commit</title>
<updated>2009-12-28T07:18:39Z</updated>
<author>
<name>syuu</name>
<email>syuu@openbsd.org</email>
</author>
<published>2009-12-28T07:18:39Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/wireguard-openbsd/commit/?id=cac4f43311993da4aa02f0c458089d7b66d2ef77'/>
<id>urn:sha1:cac4f43311993da4aa02f0c458089d7b66d2ef77</id>
<content type='text'>
</content>
</entry>
</feed>
