aboutsummaryrefslogtreecommitdiffstats
path: root/sysdeps/aarch64/fpu
AgeCommit message (Expand)AuthorFilesLines
2024-05-21aarch64/fpu: Add vector variants of powJoe Ramsay19-12/+2223
2024-05-16aarch64/fpu: Add vector variants of cbrtJoe Ramsay12-0/+513
2024-05-16aarch64/fpu: Add vector variants of hypotJoe Ramsay12-0/+316
2024-05-14aarch64: Fix AdvSIMD libmvec routines for big-endianJoe Ramsay17-85/+119
2024-04-04aarch64/fpu: Add vector variants of erfcJoe Ramsay15-1/+4884
2024-04-04aarch64/fpu: Add vector variants of tanhJoe Ramsay12-1/+366
2024-04-04aarch64/fpu: Add vector variants of sinhJoe Ramsay14-0/+559
2024-04-04aarch64/fpu: Add vector variants of atanhJoe Ramsay12-0/+275
2024-04-04aarch64/fpu: Add vector variants of asinhJoe Ramsay12-0/+476
2024-04-04aarch64/fpu: Add vector variants of acoshJoe Ramsay17-0/+640
2024-04-04aarch64/fpu: Add vector variants of coshJoe Ramsay16-1/+635
2024-04-04aarch64/fpu: Add vector variants of erfJoe Ramsay17-1/+4518
2024-02-26aarch64/fpu: Sync libmvec routines from 2.39 and before with AORJoe Ramsay18-105/+111
2024-01-01Update copyright dates with scripts/update-copyrightsPaul Eggert121-121/+121
2023-12-20aarch64: Add SIMD attributes to math functions with vector versionsJoe Ramsay2-0/+113
2023-12-20aarch64: Add half-width versions of AdvSIMD f32 libmvec routinesJoe Ramsay18-14/+108
2023-11-29aarch64: Improve special-case handling in AdvSIMD double-precision libmvec routinesJoe Ramsay1-1/+7
2023-11-22aarch64: Fix libmvec benchmarksJoe Ramsay2-46/+78
2023-11-20aarch64: Add vector implementations of expm1 routinesJoe Ramsay11-0/+450
2023-11-10aarch64: Add vector implementations of log1p routinesJoe Ramsay11-0/+488
2023-11-10aarch64: Add vector implementations of atan2 routinesJoe Ramsay13-0/+523
2023-11-10aarch64: Add vector implementations of atan routinesJoe Ramsay11-0/+395
2023-11-10aarch64: Add vector implementations of acos routinesJoe Ramsay11-1/+428
2023-11-10aarch64: Add vector implementations of asin routinesJoe Ramsay11-1/+395
2023-10-23aarch64: Add vector implementations of exp10 routinesJoe Ramsay11-0/+516
2023-10-23aarch64: Add vector implementations of log10 routinesJoe Ramsay13-1/+572
2023-10-23aarch64: Add vector implementations of log2 routinesJoe Ramsay13-1/+537
2023-10-23aarch64: Add vector implementations of exp2 routinesJoe Ramsay11-0/+451
2023-10-23aarch64: Add vector implementations of tan routinesJoe Ramsay17-1/+1236
2023-10-05aarch64: Optimise vecmath logsJoe Ramsay7-215/+226
2023-10-05aarch64: Cosmetic change in SVE exp routinesJoe Ramsay2-47/+44
2023-10-05aarch64: Optimize SVE cos & cosfJoe Ramsay2-52/+46
2023-10-05aarch64: Improve vecmath sin routinesJoe Ramsay3-72/+86
2023-09-26AArch64: Remove -0.0 check from vector sinWilco Dijkstra2-12/+2
2023-06-30aarch64: Add vector implementations of exp routinesJoe Ramsay13-1/+585
2023-06-30aarch64: Add vector implementations of log routinesJoe Ramsay13-1/+551
2023-06-30aarch64: Add vector implementations of sin routinesJoe Ramsay11-6/+418
2023-06-30aarch64: Add vector implementations of cos routinesJoe Ramsay9-116/+607
2023-06-02Fix a few more typos I missed in previous round -- BZ 25337Paul Pluzhnikov1-1/+1
2023-05-03Enable libmvec support for AArch64Joe Ramsay22-0/+863
2023-01-06Update copyright dates with scripts/update-copyrightsJoseph Myers32-32/+32
2022-07-05AArch64: Reset HWCAP2_AFP bits in FPCR for default fenvTejas Belagod1-1/+1
2022-01-01Update copyright dates with scripts/update-copyrightsPaul Eggert32-32/+32
2021-12-13aarch64: Add math-use-builtins-f{max,min}.hAdhemerval Zanella6-112/+8
2021-06-27Update math: redirect roundeven functionH.J. Lu2-1/+2
2021-06-08AArch64: Add support for roundeven[f]Wilco Dijkstra2-0/+57
2021-01-02Update copyright dates with scripts/update-copyrightsPaul Eggert34-34/+34
2020-06-22aarch64: Remove fpu MakefileAdhemerval Zanella1-14/+0
2020-06-22aarch64: Use math-use-builtins for ceil{f}Adhemerval Zanella2-58/+0
2020-06-22math: Decompose math-use-builtins.hAdhemerval Zanella9-71/+32
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.