aboutsummaryrefslogtreecommitdiffstats
path: root/sysdeps/aarch64/multiarch
AgeCommit message (Expand)AuthorFilesLines
2024-06-30Aarch64: Add new memset for Qualcomm's oryon-1 coreAndrew Pinski4-0/+176
2024-06-30Aarch64: Add memcpy for qualcomm's oryon-1 coreAndrew Pinski4-0/+310
2024-05-23aarch64: Remove duplicate memchr/strlen in libc.a (BZ 31777)Adhemerval Zanella2-0/+6
2024-05-07elf: Only process multiple tunable once (BZ 31686)Adhemerval Zanella1-0/+4
2024-03-21AArch64: Check kernel version for SVE ifuncsWilco Dijkstra3-2/+4
2024-01-01Update copyright dates with scripts/update-copyrightsPaul Eggert25-25/+25
2023-12-04aarch64: fix tested ifunc variantsSzabolcs Nagy1-3/+3
2023-11-13AArch64: Remove Falkor memcpyWilco Dijkstra5-324/+0
2023-11-13AArch64: Add memset_zva64Wilco Dijkstra5-63/+33
2023-11-13AArch64: Cleanup emag memsetWilco Dijkstra4-197/+90
2023-11-01AArch64: Cleanup ifuncsWilco Dijkstra17-124/+40
2023-10-24AArch64: Add support for MOPS memcpy/memmove/memsetWilco Dijkstra9-1/+137
2023-05-30Fix misspellings in sysdeps/ -- BZ 25337Paul Pluzhnikov1-4/+4
2023-02-06AArch64: Improve SVE memcpy and memmoveWilco Dijkstra1-20/+14
2023-01-17AArch64: Improve strlen_asimdWilco Dijkstra1-12/+4
2023-01-06Update copyright dates with scripts/update-copyrightsJoseph Myers25-25/+25
2022-10-26aarch64: Use memcpy_simd as the default memcpyWilco Dijkstra5-259/+0
2022-10-26aarch64: Cleanup memset ifuncWilco Dijkstra2-17/+26
2022-10-10elf: Remove -fno-tree-loop-distribute-patterns usage on dl-supportAdhemerval Zanella1-0/+24
2022-06-10Add bounds check to __libc_ifunc_impl_listWilco Dijkstra1-7/+2
2022-06-07AArch64: Sort makefile entriesWilco Dijkstra1-6/+18
2022-06-07AArch64: Add SVE memcpyWilco Dijkstra5-40/+282
2022-01-06AArch64: Check for SVE in ifuncs [BZ #28744]Wilco Dijkstra3-3/+3
2022-01-01Update copyright dates with scripts/update-copyrightsPaul Eggert24-24/+24
2021-12-02AArch64: Improve A64FX memcpyWilco Dijkstra1-315/+219
2021-09-24aarch64: Disable A64FX memcpy/memmove BTI unconditionallyNaohiro Tamura1-0/+3
2021-09-06AArch64: Update A64FX memset not to degrade at 16KBNaohiro Tamura1-1/+8
2021-09-06Revert "AArch64: Update A64FX memset not to degrade at 16KB"Szabolcs Nagy1-8/+1
2021-09-03AArch64: Update A64FX memset not to degrade at 16KBNaohiro Tamura via Libc-alpha1-1/+8
2021-08-10[5/5] AArch64: Improve A64FX memset medium loopsWilco Dijkstra1-26/+19
2021-08-10[4/5] AArch64: Improve A64FX memset by removing unroll32Wilco Dijkstra1-17/+1
2021-08-10[3/5] AArch64: Improve A64FX memset for remaining bytesWilco Dijkstra1-33/+13
2021-08-10[2/5] AArch64: Improve A64FX memset for large sizesWilco Dijkstra1-59/+24
2021-08-10[1/5] AArch64: Improve A64FX memset for small sizesWilco Dijkstra1-60/+36
2021-05-27aarch64: Added optimized memset for A64FXNaohiro Tamura4-5/+286
2021-05-27aarch64: Added optimized memcpy and memmove for A64FXNaohiro Tamura6-13/+443
2021-01-25aarch64: Fix the list of tested IFUNC variants [BZ #26818]Szabolcs Nagy2-4/+6
2021-01-25aarch64: Move and update the definition of MTE_ENABLEDSzabolcs Nagy2-11/+11
2021-01-21aarch64: revert memcpy optimze for kunpeng to avoid performance degradationShuo Wang1-1/+1
2021-01-02Update copyright dates with scripts/update-copyrightsPaul Eggert22-22/+22
2020-12-31aarch64: use PTR_ARG and SIZE_ARG instead of DELOUSESzabolcs Nagy8-31/+31
2020-12-15aarch64: remove the strlen_asimd symbolSzabolcs Nagy1-2/+1
2020-10-14AArch64: Use __memcpy_simd on Neoverse N2/V1Wilco Dijkstra2-2/+4
2020-08-28AArch64: Improve backwards memmove performanceWilco Dijkstra1-3/+4
2020-07-27aarch64: Use future HWCAP2_MTE in ifunc resolverSzabolcs Nagy1-2/+8
2020-07-17AArch64: Improve strlen_asimd performance (bug 25824)Wilco Dijkstra5-120/+155
2020-07-15AArch64: Rename IS_ARES to IS_NEOVERSE_N1Wilco Dijkstra2-2/+6
2020-07-15AArch64: Add optimized Q-register memcpyWilco Dijkstra5-4/+255
2020-07-08aarch64: Add BTI support to assembly filesSudakshina Das4-0/+7
2020-06-08AArch64: Merge Falkor memcpy and memmove implementationsKrzysztof Koch3-245/+144
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.