aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/cxl/core/cdat.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-07-16cxl: Convert to ACQUIRE() for conditional rwsem lockingDan Williams1-3/+3
2025-05-09cxl: Remove else after returnRobert Richter1-1/+1
2025-03-14cxl/cdat: Remove redundant gp_port initializationLi Ming1-1/+0
2025-02-04cxl: Cleanup partition size and perf helpersDan Williams1-24/+27
2025-02-04cxl: Kill enum cxl_decoder_modeDan Williams1-13/+5
2025-02-04cxl: Introduce 'struct cxl_dpa_partition' and 'struct cxl_range_info'Dan Williams1-11/+4
2025-02-04cxl: Introduce to_{ram,pmem}_{res,perf}() helpersDan Williams1-26/+45
2024-12-02module: Convert symbol namespace to string literalPeter Zijlstra1-3/+3
2024-11-22Merge tag 'cxl-for-6.13' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxlLinus Torvalds1-4/+4
2024-10-28cxl/cdat: Use %pra for dpa range outputsIra Weiny1-4/+4
2024-10-24cxl/core: Return error when cxl_endpoint_gather_bandwidth() handles a non-PCI deviceLi Zhijian1-0/+3
2024-09-22cxl: Calculate region bandwidth of targets with shared upstream linkDave Jiang1-9/+488
2024-09-22cxl: Preserve the CDAT access_coordinate for an endpointDave Jiang1-4/+6
2024-09-03cxl: Remove duplicate included header file core.hHongbo Li1-1/+0
2024-04-08cxl: Consolidate dport access_coordinate ->hb_coord and ->sw_coord into ->coordDave Jiang1-27/+47
2024-04-08cxl: Fix incorrect region perf data calculationDave Jiang1-54/+40
2024-03-13Merge branch 'for-6.9/cxl-fixes' into for-6.9/cxlDan Williams1-15/+15
2024-03-13Merge branch 'for-6.9/cxl-qos' into for-6.9/cxlDan Williams1-14/+120
2024-03-13lib/firmware_table: Provide buffer length argument to cdat_table_parse()Robert Richter1-3/+3
2024-03-12cxl: Fix the incorrect assignment of SSLBIS entry pointer initial locationDave Jiang1-15/+15
2024-03-12cxl/region: Deal with numa nodes not enumerated by SRATDave Jiang1-0/+5
2024-03-12cxl/region: Add memory hotplug notifier for cxl regionDave Jiang1-0/+6
2024-03-12cxl/region: Calculate performance data for a regionDave Jiang1-0/+65
2024-03-12cxl: Move QoS class to be calculated from the nearest CPUDave Jiang1-3/+3
2024-03-12cxl: Split out host bridge access coordinatesDave Jiang1-6/+22
2024-03-12cxl: Split out combine_coordinates() for common shared usageDave Jiang1-9/+23
2024-02-16cxl: Fix sysfs export of qos_class for memdevDave Jiang1-0/+1
2024-02-16cxl: Remove unnecessary type cast in cxl_qos_class_verify()Dave Jiang1-2/+1
2024-02-16cxl: Change 'struct cxl_memdev_state' *_perf_list to single 'struct cxl_dpa_perf'Dave Jiang1-58/+24
2024-01-05Merge branch 'for-6.7/cxl' into for-6.8/cxlDan Williams1-8/+6
2024-01-05cxl: Fix device reference leak in cxl_port_perf_data_calculate()Dave Jiang1-2/+5
2024-01-05cxl: Convert find_cxl_root() to return a 'struct cxl_root *'Dave Jiang1-7/+10
2023-12-22cxl: Check qos_class validity on memdev probeDave Jiang1-0/+103
2023-12-22cxl: Store QTG IDs and related info to the CXL memory device contextDave Jiang1-0/+69
2023-12-22cxl: Compute the entire CXL path latency and bandwidth dataDave Jiang1-1/+58
2023-12-22cxl: Add callback to parse the SSLBIS subtable from CDATDave Jiang1-0/+98
2023-12-22cxl: Add callback to parse the DSLBIS subtable from CDATDave Jiang1-2/+100
2023-12-22cxl: Add callback to parse the DSMAS subtables from CDATDave Jiang1-0/+92
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.