aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/dpll/zl3073x/dpll.c
AgeCommit message (Expand)AuthorFilesLines
2026-02-26Merge tag 'net-7.0-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netLinus Torvalds1-2/+5
2026-02-23dpll: zl3073x: fix REF_PHASE_OFFSET_COMP register width for some chip IDsIvan Vecera1-2/+5
2026-02-21Convert 'alloc_obj' family to use the new default GFP_KERNEL argumentLinus Torvalds1-2/+2
2026-02-21treewide: Replace kmalloc with kmalloc_obj for non-scalar typesKees Cook1-2/+2
2026-02-11Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netPaolo Abeni1-8/+4
2026-02-06dpll: zl3073x: Add output pin frequency helperIvan Vecera1-38/+1
2026-02-06dpll: zl3073x: Fix output pin phase adjustment signIvan Vecera1-8/+4
2026-02-05drivers: Add support for DPLL reference count trackingIvan Vecera1-6/+8
2026-02-05dpll: Add reference count tracking supportIvan Vecera1-6/+6
2026-02-05dpll: zl3073x: Associate pin with fwnode handleIvan Vecera1-0/+1
2026-01-19dpll: zl3073x: Implement device mode setting supportIvan Vecera1-0/+112
2025-11-17dpll: zl3073x: Cache all output properties in zl3073x_outIvan Vecera1-290/+90
2025-11-17dpll: zl3073x: Cache all reference properties in zl3073x_refIvan Vecera1-231/+77
2025-11-17dpll: zl3073x: Cache reference monitor statusIvan Vecera1-75/+21
2025-11-17dpll: zl3073x: Split ref, out, and synth logic from coreIvan Vecera1-18/+18
2025-10-31dpll: zl3073x: Specify phase adjustment granularity for pinsIvan Vecera1-44/+14
2025-10-28dpll: zl3073x: Fix output pin registrationIvan Vecera1-1/+1
2025-09-29dpll: zl3073x: Allow to configure phase offset averaging factorIvan Vecera1-0/+58
2025-07-17dpll: zl3073x: Add support to get fractional frequency offsetIvan Vecera1-2/+67
2025-07-17dpll: zl3073x: Add support to adjust phaseIvan Vecera1-0/+191
2025-07-17dpll: zl3073x: Implement phase offset monitor featureIvan Vecera1-9/+116
2025-07-17dpll: zl3073x: Add support to get phase offset on connected input pinIvan Vecera1-1/+104
2025-07-17dpll: zl3073x: Add support to get/set esync on pinsIvan Vecera1-1/+349
2025-07-09dpll: zl3073x: Add support to get/set frequency on pinsIvan Vecera1-0/+349
2025-07-09dpll: zl3073x: Implement input pin state setting in automatic modeIvan Vecera1-0/+32
2025-07-09dpll: zl3073x: Add support to get/set priority on input pinsIvan Vecera1-0/+88
2025-07-09dpll: zl3073x: Implement input pin selection in manual modeIvan Vecera1-0/+118
2025-07-09dpll: zl3073x: Register DPLL devices and pinsIvan Vecera1-0/+917
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.