aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dml2_0
AgeCommit message (Expand)AuthorFilesLines
2026-02-19Revert "drm/amd/display: Add Handling for gfxversion DcGfxBase"Nicholas Carbones1-3/+0
2026-02-12drm/amd/display: Fix the incorrect type in dml_printAlex Hung1-1/+1
2026-02-03drm/amd/display: Add Handling for gfxversion DcGfxBaseNicholas Carbones1-0/+3
2026-02-03drm/amd/display: Match expected data typesZheng Austin2-19/+19
2026-02-03drm/amd/display: Add lpddr5 handling to dml2.1Dmytro Laktyushkin4-25/+64
2025-12-16drm/amd/display: Fix presentation of Z8 efficiencyAustin Zheng1-2/+3
2025-12-16drm/amd/display: Add use_max_lsw parameterOleh Kuzhylnyi2-0/+2
2025-12-08drm/amd/display: Additional info from DML for DMUNevenko Stupar2-1/+3
2025-12-08drm/amd/display: Refactor dml_core_mode_support to reduce stack frameAlex Hung1-63/+71
2025-12-08drm/amd/display: correct kernel-doc in dml21_wrapper.hRandy Dunlap1-3/+4
2025-12-08drm/amd/display: Drop FPU flags from dml21_wrapper.cHarry Wentland1-2/+0
2025-12-08drm/amd/display: Move dml2_create and init to the non-FPU dml2_wrapperHarry Wentland4-77/+107
2025-12-08drm/amd/display: Move dml2_validate to the non-FPU dml2_wrapperHarry Wentland4-32/+47
2025-12-08drm/amd/display: Rename dml2_wrapper.c to dml2_wrapper_fpu.cHarry Wentland2-3/+3
2025-12-02drm/amd/display: fix typo in display_mode_core_structs.hAditya Gollamudi1-1/+1
2025-11-11drm/amd/display: Fix index bug for fill latencyDillon Varone1-1/+1
2025-11-04drm/amd/display: Add Pstate viewport reductionAustin Zheng1-0/+2
2025-11-04drm/amd/display: Refactor VActive implementationAustin Zheng7-62/+69
2025-11-04drm/amd/display: Update P-state naming for clarity.Austin Zheng3-7/+15
2025-11-04drm/amd/display: Remove old PMO optionsAustin Zheng3-9/+3
2025-11-04drm/amd/display: Add pte_buffer_mode and force_one_row_for_frame in dchub regAustin Zheng1-0/+2
2025-10-28drm/amd/display: Rename dml2 to dml2_0 folderAustin Zheng73-0/+49031
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.