aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_lt_phy.c
AgeCommit message (Expand)AuthorFilesLines
2026-01-05drm/i915/ltphy: Provide protection against unsupported modesSuraj Kandpal1-1/+6
2026-01-05drm/i915/ltphy: Compare only certain fields in state verify functionSuraj Kandpal1-6/+11
2026-01-05drm/i915/ltphy: Remove state verification for LT PHY fieldsSuraj Kandpal1-23/+7
2025-12-01drm/i915/power: convert intel_wakeref_t to struct ref_tracker *Jani Nikula1-7/+7
2025-11-19drm/i915/cx0: Add MTL+ .enable_clock/.disable clock hooks on DDIMika Kahola1-2/+2
2025-11-13drm/i915/ltphy: include intel_display_utils.h instead of i915_utils.hJani Nikula1-1/+1
2025-11-11drm/i915/de: Use intel_de_wait_for_{set,clear}_ms()Ville Syrjälä1-15/+15
2025-11-11drm/i915/de: Use intel_de_wait_for_{set,clear}_us()Ville Syrjälä1-9/+9
2025-11-11drm/i915/de: Use intel_de_wait_ms() for the obvious casesVille Syrjälä1-17/+15
2025-11-11drm/i915/de: Use intel_de_wait_us()Ville Syrjälä1-10/+9
2025-11-11drm/i915/de: Include units in intel_de_wait*() function namesVille Syrjälä1-3/+3
2025-11-10drm/i915/ltphy: Return lowest portclock for HDMI from reverse algorithmSuraj Kandpal1-4/+10
2025-11-10drm/i915/ltphy: Implement HDMI Algo for Pll stateSuraj Kandpal1-2/+329
2025-11-07drm/i915/ltphy: Nuke bogus weird timeoutsVille Syrjälä1-6/+5
2025-11-07drm/i915/cx0: s/XELPDP_MSGBUS_TIMEOUT_SLOW/XELPDP_MSGBUS_TIMEOUT_MS/Ville Syrjälä1-1/+1
2025-11-07drm/i915/ltphy: Nuke extraneous timeout debugsVille Syrjälä1-18/+16
2025-11-01drm/i915/ltphy: Modify the step that need to be skippedSuraj Kandpal1-29/+32
2025-11-01drm/i915/ltphy: Define LT PHY PLL state verify functionSuraj Kandpal1-0/+56
2025-11-01drm/i915/ltphy: Define function to readout LT Phy PLL stateSuraj Kandpal1-0/+33
2025-11-01drm/i915/ltphy: Define the LT Phy state compare functionSuraj Kandpal1-0/+30
2025-11-01drm/i915/ltphy: Enable/Disable Tx after Non TBT Enable sequenceSuraj Kandpal1-0/+87
2025-11-01drm/i915/ltphy: Program LT Phy Voltage SwingSuraj Kandpal1-0/+63
2025-11-01drm/i915/ltphy: Hook up LT Phy Enable & Disable sequencesSuraj Kandpal1-0/+21
2025-11-01drm/i915/ltphy: Program LT Phy Non-TBT PLL disable sequenceSuraj Kandpal1-0/+78
2025-11-01drm/i915/ltphy: Program the rest of the LT Phy Enable sequenceSuraj Kandpal1-0/+28
2025-11-01drm/i915/ltphy: Program the rest of the PORT_CLOCK_CTL stepsSuraj Kandpal1-0/+25
2025-11-01drm/i915/ltphy: Program the P2P Transaction flow for LT PhySuraj Kandpal1-0/+117
2025-11-01drm/i915/ltphy: Add function to calculate LT PHY port clockSuraj Kandpal1-0/+92
2025-11-01drm/i915/ltphy: Enable SSC during port clock programmingSuraj Kandpal1-0/+26
2025-11-01drm/i915/ltphy: Update the ltpll config table value for eDPSuraj Kandpal1-0/+4
2025-11-01drm/i915/ltphy: Program the VDR PLL registers for LT PHYSuraj Kandpal1-0/+38
2025-11-01drm/i915/ltphy: Add LT Phy Programming recipe tablesSuraj Kandpal1-0/+992
2025-11-01drm/i915/ltphy: Read PHY_VDR_0_CONFIG registerSuraj Kandpal1-23/+121
2025-11-01drm/i915/ltphy: Add a wrapper for LT Phy powerdown change sequenceSuraj Kandpal1-0/+13
2025-11-01drm/i915/ltphy: Program sequence for PORT_CLOCK_CTL for LT PhySuraj Kandpal1-0/+37
2025-11-01drm/i915/ltphy: Phy lane reset for LT PhySuraj Kandpal1-0/+159
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.