aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/msm/adreno
AgeCommit message (Expand)AuthorFilesLines
2026-03-12Merge tag 'drm-msm-fixes-2026-03-06' of https://gitlab.freedesktop.org/drm/msm into drm-fixesDave Airlie4-5/+15
2026-03-05drm/msm/a8xx: Fix ubwc config related to swizzlingAkhil P Oommen1-2/+12
2026-03-03drm/msm: Fix dma_free_attrs() buffer sizeThomas Fourier1-1/+1
2026-03-03drm/msm/a6xx: Fix the bogus protect error on X2-85Akhil P Oommen1-2/+1
2026-02-24drm/msm/adreno: Add GPU to MODULE_DEVICE_TABLEAkhil P Oommen1-0/+1
2026-02-21Convert 'alloc_obj' family to use the new default GFP_KERNEL argumentLinus Torvalds7-11/+11
2026-02-21treewide: Replace kmalloc with kmalloc_obj for non-scalar typesKees Cook7-13/+11
2026-01-22drm/msm/a8xx: Add UBWC v6 supportAkhil P Oommen1-0/+4
2026-01-18drm/msm/a2xx: add A225 entry to catalogDmitry Baryshkov1-0/+12
2026-01-18drm/msm/a2xx: fix pixel shader start on A225Dmitry Baryshkov1-1/+4
2026-01-15drm/msm/a6xx: Retrieve gmu core range by indexAkhil P Oommen1-8/+6
2026-01-15drm/msm: Fix GMEM_BASE for gen8Rob Clark1-2/+1
2026-01-15drm/msm: Fix x2-85 TPL1_DBG_ECO_CNTL1Rob Clark1-1/+1
2026-01-15drm/msm/a6xx: fix bogus hwcg register updatesJohan Hovold1-2/+0
2025-12-19drm/msm: Fix a7xx per pipe register programmingAnna Maniscalco4-5/+55
2025-12-19drm/msm: add PERFCTR_CNTL to ifpc_reglistAnna Maniscalco1-0/+1
2025-12-19drm/msm/a6xx: move preempt_prepare_postamble after error checkAlok Tiwari1-2/+2
2025-12-19drm/msm: adreno: fix deferencing ifpc_reglist when not declaredNeil Armstrong1-8/+10
2025-11-18drm/msm/a8xx: Add support for Adreno X2-85 GPUAkhil P Oommen3-0/+140
2025-11-18drm/msm/adreno: Do CX GBIF config before GMU startAkhil P Oommen5-14/+54
2025-11-18drm/msm/a8xx: Add support for Adreno 840 GPUAkhil P Oommen5-1/+174
2025-11-18drm/msm/adreno: Support AQE engineAkhil P Oommen4-0/+28
2025-11-18drm/msm/adreno: Introduce A8x GPU SupportAkhil P Oommen5-33/+1318
2025-11-18drm/msm/a6xx: Share dependency vote table with GMUAkhil P Oommen4-0/+125
2025-11-18drm/msm/a6xx: Improve MX rail fallback in RPMH vote initAkhil P Oommen1-11/+15
2025-11-18drm/msm/a8xx: Add support for A8x GMUAkhil P Oommen3-21/+67
2025-11-18drm/msm/a6xx: Rebase GMU register offsetsAkhil P Oommen3-79/+97
2025-11-18drm/msm/a6xx: Sync latest register definitionsAkhil P Oommen5-24/+24
2025-11-18drm/msm/adreno: Add MMU fault handler to adreno_gpu_funcAkhil P Oommen2-1/+5
2025-11-18drm/msm/adreno: Move gbif_halt() to adreno_gpu_funcAkhil P Oommen3-4/+8
2025-11-18drm/msm/adreno: Move adreno_gpu_func to catalogueAkhil P Oommen17-260/+275
2025-11-18drm/msm/adreno: Common-ize PIPE definitionsAkhil P Oommen4-604/+604
2025-11-18drm/msm/a6xx: Skip dumping SCRATCH registersAkhil P Oommen1-5/+1
2025-11-18drm/msm/a6xx: Fix the gemnoc workaroundAkhil P Oommen1-4/+4
2025-11-18drm/msm/a6xx: Flush LRZ cache before PT switchAkhil P Oommen1-2/+8
2025-11-18drm/msm/a6xx: Fix out of bound IO access in a6xx_get_gmu_registersAkhil P Oommen1-1/+1
2025-11-17drm/msm: Wait for MMU devcoredump when waiting for GMUConnor Abbott4-6/+48
2025-11-17drm/msm/a2xx: stop over-complaining about the legacy firmwareDmitry Baryshkov1-1/+1
2025-11-15drm/msm/a6xx: Add support for Adreno 612Jie Zhang6-14/+90
2025-10-25drm/msm: Reject MAP_NULL op if no PRRRob Clark1-7/+0
2025-10-16drm/msm/a6xx: Fix GMU firmware parserAkhil P Oommen1-1/+4
2025-09-10drm/msm/registers: Sync GPU registers from mesaRob Clark2-6/+6
2025-09-10drm/msm/registers: Make TPL1_BICUBIC_WEIGHTS_TABLE an arrayRob Clark2-10/+10
2025-09-09drm/msm/a6xx: Add a comment to acd_probe()Akhil P Oommen1-0/+1
2025-09-09drm/msm/adreno: Add a modparam to skip GPUAkhil P Oommen1-0/+13
2025-09-08drm/msm/a6xx: Enable IFPC on A750 GPUAkhil P Oommen1-1/+2
2025-09-08drm/msm/a6xx: Enable IFPC on Adreno X1-85Akhil P Oommen3-5/+79
2025-09-08drm/msm/a6xx: Make crashstate capture IFPC safeAkhil P Oommen3-11/+30
2025-09-08drm/msm/adreno: Disable IFPC when sysprof is activeAkhil P Oommen4-0/+42
2025-09-08drm/msm/a6xx: Fix hangcheck for IFPCAkhil P Oommen1-2/+13
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.