aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/irqchip (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-10-19irqchip/sifive-plic: Avoid interrupt ID 0 handling during suspend/resumeLucas Zampieri1-2/+4
2025-10-15irqchip/gic-v5: Fix error handling in gicv5_its_irq_domain_alloc()Dan Carpenter1-6/+14
2025-10-15irqchip/gic-v5: Fix loop in gicv5_its_create_itt_two_level() cleanup pathDan Carpenter1-2/+2
2025-10-15irqchip/sg2042-msi: Fix broken affinity settingInochi Amaoto1-5/+13
2025-08-24irqchip/gic-v5: Remove undue WARN_ON()s in the IRS affinity parsingLorenzo Pieralisi1-2/+4
2025-08-24irqchip/gic-v5: Fix kmemleak L2 IST table entries false positivesLorenzo Pieralisi1-0/+3
2025-08-24irqchip/mvebu-gicp: Fix an IS_ERR() vs NULL check in probe()Dan Carpenter1-1/+1
2025-08-23irqchip/atmel-aic[5]: Fix incorrect lock guard conversionEdgar Bonet2-2/+2
2025-08-06irqchip/mvebu-gicp: Use resource_size() for ioremap()Thomas Gleixner1-1/+1
2025-08-06irqchip: Build IMX_MU_MSI only on ARMArnd Bergmann1-0/+1
2025-08-05irqchip/gic-v5: Remove IRQD_RESEND_WHEN_IN_PROGRESS for ITS IRQsLorenzo Pieralisi1-1/+0
2025-08-05irqchip/gic-v5: iwb: Fix iounmap probe failure pathLorenzo Pieralisi1-9/+2
2025-08-05irqchip/mvebu-gicp: Clear pending interrupts on initElad Nachman1-0/+10
2025-08-05irqchip/msi-lib: Fix fwnode refcount in msi_lib_irq_domain_select()Lorenzo Pieralisi1-3/+3
2025-08-05irqchip/riscv-imsic: Don't dereference before NULL pointer checkThomas Gleixner1-1/+1
2025-07-30Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds13-8/+3674
2025-07-29Merge tag 'irq-drivers-2025-07-27' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds31-307/+296
2025-07-29Merge tag 'kvmarm-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/kvmarm/kvmarm into HEADPaolo Bonzini12-6/+3672
2025-07-29Merge tag 'kvm-x86-irqs-6.17' of https://github.com/kvm-x86/linux into HEADPaolo Bonzini1-2/+2
2025-07-18irqchip/renesas-irqc: Convert to DEFINE_SIMPLE_DEV_PM_OPS()Geert Uytterhoeven1-3/+3
2025-07-18irqchip/renesas-intc-irqpin: Convert to DEFINE_SIMPLE_DEV_PM_OPS()Geert Uytterhoeven1-3/+3
2025-07-18irqchip/riscv-imsic: Add kernel parameter to disable IPIsAnup Patel3-4/+24
2025-07-18irqchip/gic-v3: Fix GICD_CTLR register namingZenghui Yu1-3/+3
2025-07-18irqchip/ls-scfg-msi: Fix NULL dereference in error handlingDan Carpenter1-1/+0
2025-07-08irqchip/gic-v5: Populate struct gic_kvm_infoSascha Bischoff1-0/+33
2025-07-08irqchip/gic-v5: Skip deactivate for forwarded PPI interruptsSascha Bischoff1-0/+17
2025-07-08irqchip/gic-v5: Add GICv5 IWB supportLorenzo Pieralisi3-10/+317
2025-07-08irqchip/gic-v5: Add GICv5 ITS supportLorenzo Pieralisi7-1/+1403
2025-07-08irqchip/msi-lib: Add IRQ_DOMAIN_FLAG_FWNODE_PARENT handlingLorenzo Pieralisi1-1/+4
2025-07-08irqchip/gic-v3: Rename GICv3 ITS MSI parentLorenzo Pieralisi6-4/+19
2025-07-08irqchip/gic-v5: Enable GICv5 SMP bootingLorenzo Pieralisi1-0/+21
2025-07-08irqchip/gic-v5: Add GICv5 LPI/IPI supportLorenzo Pieralisi2-2/+661
2025-07-08irqchip/gic-v5: Add GICv5 IRS/SPI supportLorenzo Pieralisi3-22/+761
2025-07-08irqchip/gic-v5: Add GICv5 PPI supportLorenzo Pieralisi3-0/+470
2025-07-08arm64: cpucaps: Rename GICv3 CPU interface capabilityLorenzo Pieralisi1-1/+1
2025-07-03irqchip/ls-scfg-msi: Switch to use msi_create_parent_irq_domain()Nam Cao2-27/+23
2025-07-03irqchip/armada-370-xp: Switch to msi_create_parent_irq_domain()Nam Cao2-23/+26
2025-07-03irqchip/alpine-msi: Switch to msi_create_parent_irq_domain()Thomas Gleixner2-42/+28
2025-07-03irqchip/alpine-msi: Convert to __freeThomas Gleixner1-19/+12
2025-07-03irqchip/alpine-msi: Convert to lock guardsThomas Gleixner1-14/+4
2025-07-03irqchip/alpine-msi: Clean up whitespace styleThomas Gleixner1-24/+13
2025-07-03irqchip/sg2042-msi: Switch to msi_create_parent_irq_domain()Thomas Gleixner1-11/+9
2025-07-03irqchip/loongson-pch-msi.c: Switch to msi_create_parent_irq_domain()Thomas Gleixner1-15/+10
2025-07-03irqchip/imx-mu-msi: Convert to msi_create_parent_irq_domain() helperMarc Zyngier1-7/+7
2025-07-03irqchip/riscv-imsic: Convert to msi_create_parent_irq_domain() helperMarc Zyngier1-6/+6
2025-07-03irqchip/bcm2712-mip: Switch to msi_create_parent_irq_domain()Thomas Gleixner1-10/+10
2025-07-02irqchip/renesas-rzv2h: Remove unneeded includesGeert Uytterhoeven1-3/+0
2025-07-01irqchip/renesas-rzv2h: Enable SKIP_SET_WAKE and MASK_ON_SUSPENDBiju Das1-1/+3
2025-06-30irqchip/irq-msi-lib: Select CONFIG_GENERIC_MSI_IRQNam Cao1-0/+1
2025-06-26irqchip/aslint-sswi: Resolve hart indexVladimir Kondratiev1-0/+6
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.