aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/arm64/cpu-feature-registers.txt
diff options
context:
space:
mode:
authorDave Martin <Dave.Martin@arm.com>2019-04-18 18:41:38 +0100
committerWill Deacon <will.deacon@arm.com>2019-04-23 18:02:00 +0100
commit06a916feca2b262ab0c1a2aeb68882f4b1108a07 (patch)
tree7687db5cfb7163edb21e8f6d13bcea9c5c8488e8 /Documentation/arm64/cpu-feature-registers.txt
parentarm64: Kconfig: Make CONFIG_COMPAT a menuconfig entry (diff)
downloadlinux-dev-06a916feca2b262ab0c1a2aeb68882f4b1108a07.tar.xz
linux-dev-06a916feca2b262ab0c1a2aeb68882f4b1108a07.zip
arm64: Expose SVE2 features for userspace
This patch provides support for reporting the presence of SVE2 and its optional features to userspace. This will also enable visibility of SVE2 for guests, when KVM support for SVE-enabled guests is available. Signed-off-by: Dave Martin <Dave.Martin@arm.com> Signed-off-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'Documentation/arm64/cpu-feature-registers.txt')
-rw-r--r--Documentation/arm64/cpu-feature-registers.txt16
1 files changed, 16 insertions, 0 deletions
diff --git a/Documentation/arm64/cpu-feature-registers.txt b/Documentation/arm64/cpu-feature-registers.txt
index d4b4dd1fe786..684a0da39378 100644
--- a/Documentation/arm64/cpu-feature-registers.txt
+++ b/Documentation/arm64/cpu-feature-registers.txt
@@ -209,6 +209,22 @@ infrastructure:
| AT | [35-32] | y |
x--------------------------------------------------x
+ 6) ID_AA64ZFR0_EL1 - SVE feature ID register 0
+
+ x--------------------------------------------------x
+ | Name | bits | visible |
+ |--------------------------------------------------|
+ | SM4 | [43-40] | y |
+ |--------------------------------------------------|
+ | SHA3 | [35-32] | y |
+ |--------------------------------------------------|
+ | BitPerm | [19-16] | y |
+ |--------------------------------------------------|
+ | AES | [7-4] | y |
+ |--------------------------------------------------|
+ | SVEVer | [3-0] | y |
+ x--------------------------------------------------x
+
Appendix I: Example
---------------------------