aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/arm64
diff options
context:
space:
mode:
authorAlexandru Elisei <alexandru.elisei@arm.com>2021-08-24 16:45:23 +0100
committerCatalin Marinas <catalin.marinas@arm.com>2021-08-26 11:35:09 +0100
commit50cb99fa89aa2bec2cab2f9917010bbd7769bfa3 (patch)
tree848a58f22bec7c6ca711370f8014531801ad4818 /Documentation/arm64
parentarm64: mm: fix comment typo of pud_offset_phys() (diff)
downloadlinux-dev-50cb99fa89aa2bec2cab2f9917010bbd7769bfa3.tar.xz
linux-dev-50cb99fa89aa2bec2cab2f9917010bbd7769bfa3.zip
arm64: Do not trap PMSNEVFR_EL1
Commit 31c00d2aeaa2 ("arm64: Disable fine grained traps on boot") zeroed the fine grained trap registers to prevent unwanted register traps from occuring. However, for the PMSNEVFR_EL1 register, the corresponding HDFG{R,W}TR_EL2.nPMSNEVFR_EL1 fields must be 1 to disable trapping. Set both fields to 1 if FEAT_SPEv1p2 is detected to disable read and write traps. Fixes: 31c00d2aeaa2 ("arm64: Disable fine grained traps on boot") Cc: <stable@vger.kernel.org> # 5.13.x Signed-off-by: Alexandru Elisei <alexandru.elisei@arm.com> Reviewed-by: Mark Brown <broonie@kernel.org> Acked-by: Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/20210824154523.906270-1-alexandru.elisei@arm.com Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'Documentation/arm64')
0 files changed, 0 insertions, 0 deletions