aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
diff options
context:
space:
mode:
authorClaudiu Beznea <claudiu.beznea@microchip.com>2021-04-15 13:50:02 +0300
committerNicolas Ferre <nicolas.ferre@microchip.com>2021-07-19 15:27:14 +0200
commitb6862714078c5259ba5eb4785c8575d876bc7bf5 (patch)
treea9df3b0c2da1ddfed20cc387c37a9e1562cbe585 /Documentation/devicetree/bindings/arm/atmel-sysregs.txt
parentARM: dts: at91: add sama7g5 SoC DT and sama7g5-ek (diff)
downloadlinux-dev-b6862714078c5259ba5eb4785c8575d876bc7bf5.tar.xz
linux-dev-b6862714078c5259ba5eb4785c8575d876bc7bf5.zip
dt-bindings: atmel-sysreg: add bindings for sama7g5
Add RAM controller and RAM PHY controller DT bindings. Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com> Link: https://lore.kernel.org/r/20210415105010.569620-17-claudiu.beznea@microchip.com
Diffstat (limited to 'Documentation/devicetree/bindings/arm/atmel-sysregs.txt')
-rw-r--r--Documentation/devicetree/bindings/arm/atmel-sysregs.txt14
1 files changed, 13 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
index 807264a78edc..16eef600d599 100644
--- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
+++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
@@ -45,7 +45,8 @@ RAMC SDRAM/DDR Controller required properties:
"atmel,at91sam9260-sdramc",
"atmel,at91sam9g45-ddramc",
"atmel,sama5d3-ddramc",
- "microchip,sam9x60-ddramc"
+ "microchip,sam9x60-ddramc",
+ "microchip,sama7g5-uddrc"
- reg: Should contain registers location and length
Examples:
@@ -55,6 +56,17 @@ Examples:
reg = <0xffffe800 0x200>;
};
+RAMC PHY Controller required properties:
+- compatible: Should be "microchip,sama7g5-ddr3phy", "syscon"
+- reg: Should contain registers location and length
+
+Example:
+
+ ddr3phy: ddr3phy@e3804000 {
+ compatible = "microchip,sama7g5-ddr3phy", "syscon";
+ reg = <0xe3804000 0x1000>;
+};
+
SHDWC Shutdown Controller
required properties: