diff options
author | Thomas Gleixner <tglx@linutronix.de> | 2018-12-18 18:37:27 +0100 |
---|---|---|
committer | Thomas Gleixner <tglx@linutronix.de> | 2018-12-18 18:37:27 +0100 |
commit | ff3730a497cd636e53d4cac5cbb9652b76de9ef5 (patch) | |
tree | a25b8f0759cfdb044474a2d88707fe5e3ac491c0 /Documentation/devicetree/bindings/interrupt-controller/rda,8810pl-intc.txt | |
parent | genirq: Fix various typos in comments (diff) | |
parent | irqchip/stm32: protect configuration registers with hwspinlock (diff) | |
download | linux-dev-ff3730a497cd636e53d4cac5cbb9652b76de9ef5.tar.xz linux-dev-ff3730a497cd636e53d4cac5cbb9652b76de9ef5.zip |
Merge tag 'irqchip-4.21' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms into irq/core
Pull irqchip updates from Marc Zyngier:
- A bunch of new irqchip drivers (RDA8810PL, Madera, imx-irqsteer)
- Updates for new (and old) platforms (i.MX8MQ, F1C100s)
- A number of SPDX cleanups
- A workaround for a very broken GICv3 implementation
- A platform-msi fix
- Various cleanups
Diffstat (limited to 'Documentation/devicetree/bindings/interrupt-controller/rda,8810pl-intc.txt')
-rw-r--r-- | Documentation/devicetree/bindings/interrupt-controller/rda,8810pl-intc.txt | 61 |
1 files changed, 61 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/interrupt-controller/rda,8810pl-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/rda,8810pl-intc.txt new file mode 100644 index 000000000000..e0062aebf025 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/rda,8810pl-intc.txt @@ -0,0 +1,61 @@ +RDA Micro RDA8810PL Interrupt Controller + +The interrupt controller in RDA8810PL SoC is a custom interrupt controller +which supports up to 32 interrupts. + +Required properties: + +- compatible: Should be "rda,8810pl-intc". +- reg: Specifies base physical address of the registers set. +- interrupt-controller: Identifies the node as an interrupt controller. +- #interrupt-cells: Specifies the number of cells needed to encode an + interrupt source. The value shall be 2. + +The interrupt sources are as follows: + +ID Name +------------ +0: PULSE_DUMMY +1: I2C +2: NAND_NFSC +3: SDMMC1 +4: SDMMC2 +5: SDMMC3 +6: SPI1 +7: SPI2 +8: SPI3 +9: UART1 +10: UART2 +11: UART3 +12: GPIO1 +13: GPIO2 +14: GPIO3 +15: KEYPAD +16: TIMER +17: TIMEROS +18: COMREG0 +19: COMREG1 +20: USB +21: DMC +22: DMA +23: CAMERA +24: GOUDA +25: GPU +26: VPU_JPG +27: VPU_HOST +28: VOC +29: AUIFC0 +30: AUIFC1 +31: L2CC + +Example: + apb@20800000 { + compatible = "simple-bus"; + ... + intc: interrupt-controller@0 { + compatible = "rda,8810pl-intc"; + reg = <0x0 0x1000>; + interrupt-controller; + #interrupt-cells = <2>; + }; + }; |