aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/misc
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2017-12-21 17:52:50 +0100
committerArnd Bergmann <arnd@arndb.de>2017-12-21 17:52:50 +0100
commit30e18df6d32c76365bea6b1cd6309def8dbcc6b3 (patch)
treec374383a51c8a3fd93bcba2b1032a595873b827c /Documentation/devicetree/bindings/misc
parentMerge tag 'samsung-dt64-4.16' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/krzk/linux into next/dt (diff)
parentdt-bindings: memory: Add Tegra186 support (diff)
downloadlinux-dev-30e18df6d32c76365bea6b1cd6309def8dbcc6b3.tar.xz
linux-dev-30e18df6d32c76365bea6b1cd6309def8dbcc6b3.zip
Merge tag 'tegra-for-4.16-dt-bindings' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/tegra/linux into next/dt
Pull "dt-bindings: Updates for v4.16-rc1" from Thierry Reding: This contains a set of patches that extend existing bindings with support for Tegra186. * tag 'tegra-for-4.16-dt-bindings' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/tegra/linux: dt-bindings: memory: Add Tegra186 support dt-bindings: misc: Add Tegra186 MISC registers bindings
Diffstat (limited to 'Documentation/devicetree/bindings/misc')
-rw-r--r--Documentation/devicetree/bindings/misc/nvidia,tegra186-misc.txt12
1 files changed, 12 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/misc/nvidia,tegra186-misc.txt b/Documentation/devicetree/bindings/misc/nvidia,tegra186-misc.txt
new file mode 100644
index 000000000000..892ba4384abc
--- /dev/null
+++ b/Documentation/devicetree/bindings/misc/nvidia,tegra186-misc.txt
@@ -0,0 +1,12 @@
+NVIDIA Tegra186 MISC register block
+
+The MISC register block found on Tegra186 SoCs contains registers that can be
+used to identify a given chip and various strapping options.
+
+Required properties:
+- compatible: Must be:
+ - Tegra186: "nvidia,tegra186-misc"
+- reg: Should contain 2 entries: The first entry gives the physical address
+ and length of the register region which contains revision and debug
+ features. The second entry specifies the physical address and length
+ of the register region indicating the strapping options.