aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/net
diff options
context:
space:
mode:
authorGerhard Engleder <gerhard@engleder-embedded.com>2022-09-27 21:58:37 +0200
committerDavid S. Miller <davem@davemloft.net>2022-09-30 11:31:34 +0100
commitff46c610abd62a3dc120dc05ad726b2a47d347ea (patch)
tree3601476e89eae72fb67be46741d02dd687e47944 /Documentation/devicetree/bindings/net
parentMerge branch '100GbE' of git://git.kernel.org/pub/scm/linux/kernel/git/tnguy/next-queue (diff)
downloadlinux-dev-ff46c610abd62a3dc120dc05ad726b2a47d347ea.tar.xz
linux-dev-ff46c610abd62a3dc120dc05ad726b2a47d347ea.zip
dt-bindings: net: tsnep: Allow dma-coherent
Within SoCs like ZynqMP, FPGA logic can be connected to different kinds of AXI master ports. Also cache coherent AXI master ports are available. The property "dma-coherent" is used to signal that DMA is cache coherent. Add "dma-coherent" property to allow the configuration of cache coherent DMA. Signed-off-by: Gerhard Engleder <gerhard@engleder-embedded.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'Documentation/devicetree/bindings/net')
-rw-r--r--Documentation/devicetree/bindings/net/engleder,tsnep.yaml2
1 files changed, 2 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/net/engleder,tsnep.yaml b/Documentation/devicetree/bindings/net/engleder,tsnep.yaml
index d0e1476e15b5..37e08ee744a8 100644
--- a/Documentation/devicetree/bindings/net/engleder,tsnep.yaml
+++ b/Documentation/devicetree/bindings/net/engleder,tsnep.yaml
@@ -22,6 +22,8 @@ properties:
interrupts:
maxItems: 1
+ dma-coherent: true
+
local-mac-address: true
mac-address: true