aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
diff options
context:
space:
mode:
authorTrent Piepho <tpiepho@impinj.com>2019-02-05 00:17:39 +0000
committerLorenzo Pieralisi <lorenzo.pieralisi@arm.com>2019-02-12 19:17:33 +0000
commitb7e312dea1d8378b8f311ce9096759b5accb1939 (patch)
treefdfb51541f4db6511afcbdca0330deedfafc61f6 /Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
parentPCI: dwc: Print debug error message when MSI-X entry control mask bit is set (diff)
downloadlinux-dev-b7e312dea1d8378b8f311ce9096759b5accb1939.tar.xz
linux-dev-b7e312dea1d8378b8f311ce9096759b5accb1939.zip
dt-bindings: imx6q-pcie: Add description of imx7d pcie phy
There is a separate PHY device with its own registers on imx7d. It's currently unused, but a PCIe erratum on imx7d will require it for the workaround. Signed-off-by: Trent Piepho <tpiepho@impinj.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Acked-by: Lucas Stach <l.stach@pengutronix.de>
Diffstat (limited to 'Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt')
-rw-r--r--Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt11
1 files changed, 11 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
index 920ca93870a8..954f435dca8c 100644
--- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
+++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
@@ -54,6 +54,7 @@ Additional required properties for imx7d-pcie and imx8mq-pcie:
- "pciephy"
- "apps"
- "turnoff"
+- fsl,imx7d-pcie-phy: A phandle to an fsl,imx7d-pcie-phy node.
Example:
@@ -80,3 +81,13 @@ Example:
clocks = <&clks 144>, <&clks 206>, <&clks 189>;
clock-names = "pcie", "pcie_bus", "pcie_phy";
};
+
+* Freescale i.MX7d PCIe PHY
+
+This is the PHY associated with the IMX7d PCIe controller. It's used by the
+PCI-e controller via the fsl,imx7d-pcie-phy phandle.
+
+Required properties:
+- compatible:
+ - "fsl,imx7d-pcie-phy"
+- reg: base address and length of the PCIe PHY controller