aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pci/layerscape-pci.txt
diff options
context:
space:
mode:
authorHou Zhiqiang <Zhiqiang.Hou@nxp.com>2022-03-11 17:49:35 -0600
committerLorenzo Pieralisi <lorenzo.pieralisi@arm.com>2022-04-08 12:35:21 +0100
commit6c389328c985a3aa8575cf3a573a05c1d121fceb (patch)
tree861dda0d823ca1b32d0e0341e8fbed127c39f54a /Documentation/devicetree/bindings/pci/layerscape-pci.txt
parentLinux 5.18-rc1 (diff)
downloadlinux-dev-6c389328c985a3aa8575cf3a573a05c1d121fceb.tar.xz
linux-dev-6c389328c985a3aa8575cf3a573a05c1d121fceb.zip
dt-bindings: pci: layerscape-pci: Add a optional property big-endian
This property is to indicate the endianness when accessing the PEX_LUT and PF register block, so if these registers are implemented in big-endian, specify this property. Link: https://lore.kernel.org/r/20220311234938.8706-2-leoyang.li@nxp.com Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Acked-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/pci/layerscape-pci.txt')
-rw-r--r--Documentation/devicetree/bindings/pci/layerscape-pci.txt4
1 files changed, 4 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pci/layerscape-pci.txt b/Documentation/devicetree/bindings/pci/layerscape-pci.txt
index f36efa73a470..215d2ee65c83 100644
--- a/Documentation/devicetree/bindings/pci/layerscape-pci.txt
+++ b/Documentation/devicetree/bindings/pci/layerscape-pci.txt
@@ -40,6 +40,10 @@ Required properties:
of the data transferred from/to the IP block. This can avoid the software
cache flush/invalid actions, and improve the performance significantly.
+Optional properties:
+- big-endian: If the PEX_LUT and PF register block is in big-endian, specify
+ this property.
+
Example:
pcie@3400000 {