aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pci/ti-pci.txt
diff options
context:
space:
mode:
authorKishon Vijay Abraham I <kishon@ti.com>2019-01-24 13:59:55 +0530
committerLorenzo Pieralisi <lorenzo.pieralisi@arm.com>2019-01-31 17:14:50 +0000
commit33d5c207a9ed16e72f49b77b9387aea5a8a42219 (patch)
tree88bd9436d5dc2fcc63f6131846242d83df83b4a5 /Documentation/devicetree/bindings/pci/ti-pci.txt
parentLinux 5.0-rc1 (diff)
downloadlinux-dev-33d5c207a9ed16e72f49b77b9387aea5a8a42219.tar.xz
linux-dev-33d5c207a9ed16e72f49b77b9387aea5a8a42219.zip
dt-bindings: PCI: dra7xx: Add SoC specific compatible strings
Add new compatible strings for dra74x SoC (also used by dra76x) and dra72x. This can be used to perform SoC specific configuration (like configuring PCIe in x2 lane mode). Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by: Sekhar Nori <nsekhar@ti.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Acked-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/pci/ti-pci.txt')
-rw-r--r--Documentation/devicetree/bindings/pci/ti-pci.txt8
1 files changed, 6 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/pci/ti-pci.txt b/Documentation/devicetree/bindings/pci/ti-pci.txt
index 452fe48c4fdd..e03d23631f5b 100644
--- a/Documentation/devicetree/bindings/pci/ti-pci.txt
+++ b/Documentation/devicetree/bindings/pci/ti-pci.txt
@@ -1,8 +1,12 @@
TI PCI Controllers
PCIe DesignWare Controller
- - compatible: Should be "ti,dra7-pcie" for RC
- Should be "ti,dra7-pcie-ep" for EP
+ - compatible: Should be "ti,dra7-pcie" for RC (deprecated)
+ Should be "ti,dra7-pcie-ep" for EP (deprecated)
+ Should be "ti,dra746-pcie-rc" for dra74x/dra76 in RC mode
+ Should be "ti,dra746-pcie-ep" for dra74x/dra76 in EP mode
+ Should be "ti,dra726-pcie-rc" for dra72x in RC mode
+ Should be "ti,dra726-pcie-ep" for dra72x in EP mode
- phys : list of PHY specifiers (used by generic PHY framework)
- phy-names : must be "pcie-phy0", "pcie-phy1", "pcie-phyN".. based on the
number of PHYs as specified in *phys* property.