aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml
diff options
context:
space:
mode:
authorLaurent Pinchart <laurent.pinchart@ideasonboard.com>2020-07-01 16:48:53 +0300
committerVinod Koul <vkoul@kernel.org>2020-07-01 19:36:57 +0530
commit574ba3667891b432f92478a02f686bb779a1e593 (patch)
treeef8d15b3b827489e24418c6eaf1a2f8c1c7bd526 /Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml
parentphy: zynqmp: Add PHY driver for the Xilinx ZynqMP Gigabit Transceiver (diff)
downloadlinux-dev-574ba3667891b432f92478a02f686bb779a1e593.tar.xz
linux-dev-574ba3667891b432f92478a02f686bb779a1e593.zip
dt-bindings: phy: zynqmp-psgtr: Fix example's numbers of cells in reg
The DT examples are by default compiled in a parent that has #address-cells and #size-cells both set to 1. Fix the example accordingly, even if it doesn't match the actual hardware, as this is the recommended practice for DT bindings examples. Fixes: cea0f76a483d ("dt-bindings: phy: Add DT bindings for Xilinx ZynqMP PSGTR PHY") Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Link: https://lore.kernel.org/r/20200701134853.30656-1-laurent.pinchart@ideasonboard.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml')
-rw-r--r--Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml4
1 files changed, 2 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml b/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml
index 09e3cde7ebca..04d5654efb38 100644
--- a/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml
+++ b/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml
@@ -94,8 +94,8 @@ examples:
- |
phy: phy@fd400000 {
compatible = "xlnx,zynqmp-psgtr-v1.1";
- reg = <0x0 0xfd400000 0x0 0x40000>,
- <0x0 0xfd3d0000 0x0 0x1000>;
+ reg = <0xfd400000 0x40000>,
+ <0xfd3d0000 0x1000>;
reg-names = "serdes", "siou";
clocks = <&refclks 3>, <&refclks 2>, <&refclks 0>;
clock-names = "ref1", "ref2", "ref3";