diff options
author | Rob Herring <robh@kernel.org> | 2018-07-23 15:59:44 -0600 |
---|---|---|
committer | Rob Herring <robh@kernel.org> | 2018-07-25 14:09:39 -0600 |
commit | 791d3ef2e11100449837dc0b6fe884e60ca3a484 (patch) | |
tree | 7797383556224291dd8e8b33f47808d50bb23653 /Documentation/devicetree/bindings/powerpc/fsl/msi-pic.txt | |
parent | pinctrl: tegra: fix spelling in devicetree binding document (diff) | |
download | linux-dev-791d3ef2e11100449837dc0b6fe884e60ca3a484.tar.xz linux-dev-791d3ef2e11100449837dc0b6fe884e60ca3a484.zip |
dt-bindings: remove 'interrupt-parent' from bindings
'interrupt-parent' is often documented as part of define bindings, but
it is really outside the scope of a device binding. It's never required
in a given node as it is often inherited from a parent node. Or it can
be implicit if a parent node is an 'interrupt-controller' node. So
remove it from all the binding files.
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: devicetree@vger.kernel.org
Signed-off-by: Rob Herring <robh@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/powerpc/fsl/msi-pic.txt')
-rw-r--r-- | Documentation/devicetree/bindings/powerpc/fsl/msi-pic.txt | 5 |
1 files changed, 0 insertions, 5 deletions
diff --git a/Documentation/devicetree/bindings/powerpc/fsl/msi-pic.txt b/Documentation/devicetree/bindings/powerpc/fsl/msi-pic.txt index 82dd5b65cf48..f8d2b7fe06d6 100644 --- a/Documentation/devicetree/bindings/powerpc/fsl/msi-pic.txt +++ b/Documentation/devicetree/bindings/powerpc/fsl/msi-pic.txt @@ -21,11 +21,6 @@ Required properties: be set as edge sensitive. If msi-available-ranges is present, only the interrupts that correspond to available ranges shall be present. -- interrupt-parent: the phandle for the interrupt controller - that services interrupts for this device. for 83xx cpu, the interrupts - are routed to IPIC, and for 85xx/86xx cpu the interrupts are routed - to MPIC. - Optional properties: - msi-available-ranges: use <start count> style section to define which msi interrupt can be used in the 256 msi interrupts. This property is |