aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/serial/lantiq_asc.txt
diff options
context:
space:
mode:
authorRalf Baechle <ralf@linux-mips.org>2013-02-21 12:51:33 +0100
committerRalf Baechle <ralf@linux-mips.org>2013-02-21 12:51:33 +0100
commit8bfc245f9ad7bd4e461179e4e7852ef99b8b6144 (patch)
tree0ad091f645fbc8318634599d278966a53d3922ee /Documentation/devicetree/bindings/serial/lantiq_asc.txt
parentMIPS: Quit exporting kernel internel break codes to uapi/asm/break.h (diff)
parentMIPS: remove broken conditional inside vpe loader code (diff)
downloadlinux-dev-8bfc245f9ad7bd4e461179e4e7852ef99b8b6144.tar.xz
linux-dev-8bfc245f9ad7bd4e461179e4e7852ef99b8b6144.zip
Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-john into mips-for-linux-next
Diffstat (limited to 'Documentation/devicetree/bindings/serial/lantiq_asc.txt')
-rw-r--r--Documentation/devicetree/bindings/serial/lantiq_asc.txt16
1 files changed, 16 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/serial/lantiq_asc.txt b/Documentation/devicetree/bindings/serial/lantiq_asc.txt
new file mode 100644
index 000000000000..5b78591aaa46
--- /dev/null
+++ b/Documentation/devicetree/bindings/serial/lantiq_asc.txt
@@ -0,0 +1,16 @@
+Lantiq SoC ASC serial controller
+
+Required properties:
+- compatible : Should be "lantiq,asc"
+- reg : Address and length of the register set for the device
+- interrupts: the 3 (tx rx err) interrupt numbers. The interrupt specifier
+ depends on the interrupt-parent interrupt controller.
+
+Example:
+
+asc1: serial@E100C00 {
+ compatible = "lantiq,asc";
+ reg = <0xE100C00 0x400>;
+ interrupt-parent = <&icu0>;
+ interrupts = <112 113 114>;
+};