aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/x86/tlb.txt
diff options
context:
space:
mode:
authorMasanari Iida <standby24x7@gmail.com>2016-07-01 12:46:01 +0900
committerIngo Molnar <mingo@kernel.org>2016-07-01 10:00:10 +0200
commitc76a093dc1415d364020b8b33f1e194ef4d26fd0 (patch)
tree7bf0ebac56ddfef7cfa0cbc224acaadbbc909b66 /Documentation/x86/tlb.txt
parentx86/amd_nb: Fix boot crash on non-AMD systems (diff)
downloadlinux-dev-c76a093dc1415d364020b8b33f1e194ef4d26fd0.tar.xz
linux-dev-c76a093dc1415d364020b8b33f1e194ef4d26fd0.zip
x86/Documentation: Fix various typos in Documentation/x86/ files
Signed-off-by: Masanari Iida <standby24x7@gmail.com> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: corbet@lwn.net Cc: linux-doc@vger.kernel.org Link: http://lkml.kernel.org/r/20160701034601.30308-1-standby24x7@gmail.com Signed-off-by: Ingo Molnar <mingo@kernel.org>
Diffstat (limited to 'Documentation/x86/tlb.txt')
-rw-r--r--Documentation/x86/tlb.txt4
1 files changed, 2 insertions, 2 deletions
diff --git a/Documentation/x86/tlb.txt b/Documentation/x86/tlb.txt
index 39d172326703..6a0607b99ed8 100644
--- a/Documentation/x86/tlb.txt
+++ b/Documentation/x86/tlb.txt
@@ -5,7 +5,7 @@ memory, it has two choices:
from areas other than the one we are trying to flush will be
destroyed and must be refilled later, at some cost.
2. Use the invlpg instruction to invalidate a single page at a
- time. This could potentialy cost many more instructions, but
+ time. This could potentially cost many more instructions, but
it is a much more precise operation, causing no collateral
damage to other TLB entries.
@@ -19,7 +19,7 @@ Which method to do depends on a few things:
work.
3. The size of the TLB. The larger the TLB, the more collateral
damage we do with a full flush. So, the larger the TLB, the
- more attrative an individual flush looks. Data and
+ more attractive an individual flush looks. Data and
instructions have separate TLBs, as do different page sizes.
4. The microarchitecture. The TLB has become a multi-level
cache on modern CPUs, and the global flushes have become more