diff options
| author |   Krzysztof Kozlowski <krzk@kernel.org> | 2020-11-05 22:47:02 +0100 |
|---|---|---|
| committer |   Arnd Bergmann <arnd@arndb.de> | 2020-11-13 13:42:20 +0100 |
| commit | 53bf2776e31376f0b6a1fd7c9e1abc61241825a2 (patch) | |
| tree | 1b39380e3670d01fbe87f1f81225fe0858369654 /arch/arm/boot/dts/exynos4412-odroid-common.dtsi | |
| parent | Merge tag 'socfpga_fix_for_v5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into arm/fixes (diff) | |
| download | linux-dev-53bf2776e31376f0b6a1fd7c9e1abc61241825a2.tar.xz linux-dev-53bf2776e31376f0b6a1fd7c9e1abc61241825a2.zip | |
ARM: dts: exynos: revert "add input clock to CMU in Exynos4412 Odroid"
This reverts commit eaf2d2f6895d676dda6c95a652b58594f2887720.
The commit eaf2d2f6895d ("ARM: dts: exynos: add input clock to CMU in
Exynos4412 Odroid") breaks probing of usb3503 USB hub on Odroid U3.
It changes the order of clock drivers probe: the clkout (Exynos PMU)
driver is probed before the main clk-exynos4 driver. The clkout driver
on Exynos4412 depends on clk-exynos4 but it does not support deferred
probe, therefore this dependency and changed probe order causes probe
failure.
The usb3503 USB hub on Odroid U3 on the other hand requires clkout
clock. This can be seen in logs:
[ 5.007442] usb3503 0-0008: unable to request refclk (-517)
Reported-by: Marek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200921174818.15525-1-krzk@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm/boot/dts/exynos4412-odroid-common.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/exynos4412-odroid-common.dtsi | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi index ab291cec650a..2983e91bc7dd 100644 --- a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi +++ b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi @@ -122,7 +122,6 @@ }; &clock { - clocks = <&clock CLK_XUSBXTI>; assigned-clocks = <&clock CLK_FOUT_EPLL>; assigned-clock-rates = <45158401>; }; |