aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/r8a7744.dtsi
diff options
context:
space:
mode:
authorBiju Das <biju.das@bp.renesas.com>2018-11-30 15:26:34 +0000
committerSimon Horman <horms+renesas@verge.net.au>2018-12-04 06:09:13 -0800
commitef9d757c06e9b0258b10fcb19c3be2d8cbbc0a30 (patch)
treeaf39e0ffd3b9bf80ffe9efa764f224440a23a91e /arch/arm/boot/dts/r8a7744.dtsi
parentARM: dts: r8a7744: Add IRQC support (diff)
downloadlinux-dev-ef9d757c06e9b0258b10fcb19c3be2d8cbbc0a30.tar.xz
linux-dev-ef9d757c06e9b0258b10fcb19c3be2d8cbbc0a30.zip
ARM: dts: r8a7744: Add thermal device to DT
This patch instantiates the thermal sensor module with thermal-zone support. Signed-off-by: Biju Das <biju.das@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7744.dtsi')
-rw-r--r--arch/arm/boot/dts/r8a7744.dtsi31
1 files changed, 31 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7744.dtsi b/arch/arm/boot/dts/r8a7744.dtsi
index 91096c36dcac..937c800b2415 100644
--- a/arch/arm/boot/dts/r8a7744.dtsi
+++ b/arch/arm/boot/dts/r8a7744.dtsi
@@ -317,6 +317,17 @@
resets = <&cpg 407>;
};
+ thermal: thermal@e61f0000 {
+ compatible = "renesas,thermal-r8a7744",
+ "renesas,rcar-gen2-thermal";
+ reg = <0 0xe61f0000 0 0x10>, <0 0xe61f0100 0 0x38>;
+ interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 522>;
+ power-domains = <&sysc R8A7744_PD_ALWAYS_ON>;
+ resets = <&cpg 522>;
+ #thermal-sensor-cells = <0>;
+ };
+
icram0: sram@e63a0000 {
compatible = "mmio-sram";
reg = <0 0xe63a0000 0 0x12000>;
@@ -1351,6 +1362,26 @@
};
};
+ thermal-zones {
+ cpu_thermal: cpu-thermal {
+ polling-delay-passive = <0>;
+ polling-delay = <0>;
+
+ thermal-sensors = <&thermal>;
+
+ trips {
+ cpu-crit {
+ temperature = <95000>;
+ hysteresis = <0>;
+ type = "critical";
+ };
+ };
+
+ cooling-maps {
+ };
+ };
+ };
+
timer {
compatible = "arm,armv7-timer";
interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,