aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/r8a7790.dtsi
diff options
context:
space:
mode:
authorTakashi Yoshii <takashi.yoshii.zj@renesas.com>2013-03-29 16:49:17 +0900
committerSimon Horman <horms+renesas@verge.net.au>2013-04-02 11:02:21 +0900
commit8585deb18580d04209a2986430aa0959ef38fce2 (patch)
treec72456d0449e795ee5f4fa2f692b516fc6f5d7ff /arch/arm/boot/dts/r8a7790.dtsi
parentARM: shmobile: r8a73a4 SoC 64-bit DT support (diff)
downloadlinux-dev-8585deb18580d04209a2986430aa0959ef38fce2.tar.xz
linux-dev-8585deb18580d04209a2986430aa0959ef38fce2.zip
ARM: shmobile: r8a7790 SoC 64-bit DT support
The r8a7790 SoC supports LPAE and has memory window up to 0x2ffffffff. Convert to 64-bit addresses by enlarging #addr-cells and #size-cells to 2. Signed-off-by: Takashi Yoshii <takashi.yoshii.zj@renesas.com> Signed-off-by: Magnus Damm <damm@opensource.se> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7790.dtsi')
-rw-r--r--arch/arm/boot/dts/r8a7790.dtsi14
1 files changed, 7 insertions, 7 deletions
diff --git a/arch/arm/boot/dts/r8a7790.dtsi b/arch/arm/boot/dts/r8a7790.dtsi
index a1e0e0c64c3c..7a1711027e41 100644
--- a/arch/arm/boot/dts/r8a7790.dtsi
+++ b/arch/arm/boot/dts/r8a7790.dtsi
@@ -8,11 +8,11 @@
* kind, whether express or implied.
*/
-/include/ "skeleton.dtsi"
-
/ {
compatible = "renesas,r8a7790";
interrupt-parent = <&gic>;
+ #address-cells = <2>;
+ #size-cells = <2>;
cpus {
#address-cells = <1>;
@@ -31,10 +31,10 @@
#interrupt-cells = <3>;
#address-cells = <0>;
interrupt-controller;
- reg = <0xf1001000 0x1000>,
- <0xf1002000 0x1000>,
- <0xf1004000 0x2000>,
- <0xf1006000 0x2000>;
+ reg = <0 0xf1001000 0 0x1000>,
+ <0 0xf1002000 0 0x1000>,
+ <0 0xf1004000 0 0x2000>,
+ <0 0xf1006000 0 0x2000>;
interrupts = <1 9 0xf04>;
gic-cpuif@4 {
@@ -56,7 +56,7 @@
compatible = "renesas,irqc";
#interrupt-cells = <2>;
interrupt-controller;
- reg = <0xe61c0000 0x200>;
+ reg = <0 0xe61c0000 0 0x200>;
interrupt-parent = <&gic>;
interrupts = <0 0 4>, <0 1 4>, <0 2 4>, <0 3 4>;
};