diff options
| author |   Otavio Salvador <otavio@ossystems.com.br> | 2018-11-25 19:19:06 -0200 |
|---|---|---|
| committer |   Heiko Stuebner <heiko@sntech.de> | 2018-11-26 10:27:55 +0100 |
| commit | 507bc2f580adf97916e8feba643420660e70baf6 (patch) | |
| tree | 41d2ddcd73b86278c44a6bf0c7a57385a75d6863 /arch/arm/boot/dts/rv1108.dtsi | |
| parent | ARM: dts: rockchip: Pass the 'clock-latency' property on rv1108 (diff) | |
| download | linux-dev-507bc2f580adf97916e8feba643420660e70baf6.tar.xz linux-dev-507bc2f580adf97916e8feba643420660e70baf6.zip | |
ARM: dts: rockchip: Pass the 'arm,cpu-registers-not-fw-configured' property on rv1108
Since firmware does not initialize any of the generic timer CPU
registers pass the 'arm,cpu-registers-not-fw-configured' property as
suggested in Documentation/devicetree/bindings/timer/arm,arch_timer.txt.
This also aligns with other Rockchip SoC dtsi files.
Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'arch/arm/boot/dts/rv1108.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/rv1108.dtsi | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/rv1108.dtsi b/arch/arm/boot/dts/rv1108.dtsi index e5f8dcc5fbda..11ab86d6c4a5 100644 --- a/arch/arm/boot/dts/rv1108.dtsi +++ b/arch/arm/boot/dts/rv1108.dtsi @@ -74,6 +74,7 @@ compatible = "arm,armv7-timer"; interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_HIGH)>, <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_HIGH)>; + arm,cpu-registers-not-fw-configured; clock-frequency = <24000000>; }; |