aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/tegra124-jetson-tk1.dts
diff options
context:
space:
mode:
authorMarcel Ziswiler <marcel.ziswiler@toradex.com>2018-02-22 15:38:25 +0100
committerThierry Reding <treding@nvidia.com>2018-03-08 15:12:52 +0100
commit4c9a27a6c66d4427f3cba4019d4ba738fe99fa87 (patch)
tree9ab534be791fbbaeda2ae0c37657d25c484b144e /arch/arm/boot/dts/tegra124-jetson-tk1.dts
parentARM: tegra: Add unit address to VDE IRAM area (diff)
downloadlinux-dev-4c9a27a6c66d4427f3cba4019d4ba738fe99fa87.tar.xz
linux-dev-4c9a27a6c66d4427f3cba4019d4ba738fe99fa87.zip
ARM: tegra: Fix ULPI regression on Tegra20
Since commit f8f8f1d04494 ("clk: Don't touch hardware when reparenting during registration") ULPI has been broken on Tegra20 leading to the following error message during boot: [ 1.974698] ulpi_phy_power_on: ulpi write failed [ 1.979384] tegra-ehci c5004000.usb: Failed to power on the phy [ 1.985434] tegra-ehci: probe of c5004000.usb failed with error -110 Debugging through the changes and finally also consulting the TRM revealed that rather than the CDEV2 clock off OSC requiring such pin muxing actually the PLL_P_OUT4 clock is in use. It looks like so far it just worked by chance of that one having been enabled which Stephen's commit now changed when reparenting sclk away from pll_p_out4 leaving that one disabled. Fix this by properly assigning the PLL_P_OUT4 clock as the ULPI PHY clock. Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Reviewed-by: Dmitry Osipenko <digetx@gmail.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'arch/arm/boot/dts/tegra124-jetson-tk1.dts')
0 files changed, 0 insertions, 0 deletions