diff options
| author |   Will Deacon <will.deacon@arm.com> | 2011-11-22 17:30:28 +0000 |
|---|---|---|
| committer |   Catalin Marinas <catalin.marinas@arm.com> | 2011-12-08 10:30:38 +0000 |
| commit | d675d0bc47f28c5414fbbe17fcc801f69c45b960 (patch) | |
| tree | 78d7b2c43650d6af96caac9e631409cf15c8f25a /arch/arm/include/asm/pgtable-3level-hwdef.h | |
| parent | ARM: LPAE: Factor out classic-MMU specific code into proc-v7-2level.S (diff) | |
| download | linux-dev-d675d0bc47f28c5414fbbe17fcc801f69c45b960.tar.xz linux-dev-d675d0bc47f28c5414fbbe17fcc801f69c45b960.zip | |
ARM: LPAE: add ISBs around MMU enabling code
Before we enable the MMU, we must ensure that the TTBR registers contain
sane values. After the MMU has been enabled, we jump to the *virtual*
address of the following function, so we also need to ensure that the
SCTLR write has taken effect.
This patch adds ISB instructions around the SCTLR write to ensure the
visibility of the above.
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'arch/arm/include/asm/pgtable-3level-hwdef.h')
0 files changed, 0 insertions, 0 deletions