aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-exynos/clock-exynos4.c
diff options
context:
space:
mode:
authorKukjin Kim <kgene.kim@samsung.com>2012-03-09 14:06:13 -0800
committerKukjin Kim <kgene.kim@samsung.com>2012-03-10 22:28:34 -0800
commitb1d6c5b26d8e242dce12e3a59710e6acad4f9d06 (patch)
tree6b7f66ec22a14c5059dbe17e3bfe7113fec7536e /arch/arm/mach-exynos/clock-exynos4.c
parentARM: EXYNOS: replace clock.c for other new EXYNOS SoCs (diff)
downloadlinux-dev-b1d6c5b26d8e242dce12e3a59710e6acad4f9d06.tar.xz
linux-dev-b1d6c5b26d8e242dce12e3a59710e6acad4f9d06.zip
ARM: EXYNOS: use static declaration on regarding clock
This patch uses static declaration struct which is not used in other file and re-arrange with group in header file. Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/mach-exynos/clock-exynos4.c')
-rw-r--r--arch/arm/mach-exynos/clock-exynos4.c18
1 files changed, 9 insertions, 9 deletions
diff --git a/arch/arm/mach-exynos/clock-exynos4.c b/arch/arm/mach-exynos/clock-exynos4.c
index 962c95e00c00..860b73fcd2a1 100644
--- a/arch/arm/mach-exynos/clock-exynos4.c
+++ b/arch/arm/mach-exynos/clock-exynos4.c
@@ -95,21 +95,21 @@ static struct sleep_save exynos4_clock_save[] = {
};
#endif
-struct clk clk_sclk_hdmi27m = {
+static struct clk clk_sclk_hdmi27m = {
.name = "sclk_hdmi27m",
.rate = 27000000,
};
-struct clk clk_sclk_hdmiphy = {
+static struct clk clk_sclk_hdmiphy = {
.name = "sclk_hdmiphy",
};
-struct clk clk_sclk_usbphy0 = {
+static struct clk clk_sclk_usbphy0 = {
.name = "sclk_usbphy0",
.rate = 27000000,
};
-struct clk clk_sclk_usbphy1 = {
+static struct clk clk_sclk_usbphy1 = {
.name = "sclk_usbphy1",
};
@@ -218,7 +218,7 @@ static struct clksrc_clk clk_mout_apll = {
.reg_src = { .reg = S5P_CLKSRC_CPU, .shift = 0, .size = 1 },
};
-struct clksrc_clk clk_sclk_apll = {
+static struct clksrc_clk clk_sclk_apll = {
.clk = {
.name = "sclk_apll",
.parent = &clk_mout_apll.clk,
@@ -226,7 +226,7 @@ struct clksrc_clk clk_sclk_apll = {
.reg_div = { .reg = S5P_CLKDIV_CPU, .shift = 24, .size = 3 },
};
-struct clksrc_clk clk_mout_epll = {
+static struct clksrc_clk clk_mout_epll = {
.clk = {
.name = "mout_epll",
},
@@ -310,7 +310,7 @@ static struct clksrc_clk clk_periphclk = {
/* Core list of CMU_CORE side */
-struct clk *clkset_corebus_list[] = {
+static struct clk *clkset_corebus_list[] = {
[0] = &clk_mout_mpll.clk,
[1] = &clk_sclk_apll.clk,
};
@@ -375,7 +375,7 @@ struct clk *clkset_aclk_top_list[] = {
[1] = &clk_sclk_apll.clk,
};
-struct clksrc_sources clkset_aclk = {
+static struct clksrc_sources clkset_aclk = {
.sources = clkset_aclk_top_list,
.nr_sources = ARRAY_SIZE(clkset_aclk_top_list),
};
@@ -446,7 +446,7 @@ static struct clksrc_sources clkset_sclk_vpll = {
.nr_sources = ARRAY_SIZE(clkset_sclk_vpll_list),
};
-struct clksrc_clk clk_sclk_vpll = {
+static struct clksrc_clk clk_sclk_vpll = {
.clk = {
.name = "sclk_vpll",
},