diff options
author | Arnd Bergmann <arnd@arndb.de> | 2015-01-30 10:45:33 +0100 |
---|---|---|
committer | Arnd Bergmann <arnd@arndb.de> | 2015-12-01 21:52:50 +0100 |
commit | d8b2823e950cd9634eb4a01f563ee55afb39d549 (patch) | |
tree | f9999497cd91d54b312911939828e98c2f90ebe2 /arch/arm/mach-ks8695/regs-sys.h | |
parent | ARM: omap1: make headers more local (diff) | |
download | linux-dev-d8b2823e950cd9634eb4a01f563ee55afb39d549.tar.xz linux-dev-d8b2823e950cd9634eb4a01f563ee55afb39d549.zip |
ARM: ks8695: make headers more local
Some header files are never included outside of a mach-ks8695
directory and do not need to be made visible in include/mach,
so let's just move them all down one level.
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Acked-by: Greg Ungerer <gerg@uclinux.org>
Diffstat (limited to 'arch/arm/mach-ks8695/regs-sys.h')
-rw-r--r-- | arch/arm/mach-ks8695/regs-sys.h | 34 |
1 files changed, 34 insertions, 0 deletions
diff --git a/arch/arm/mach-ks8695/regs-sys.h b/arch/arm/mach-ks8695/regs-sys.h new file mode 100644 index 000000000000..57c20be0c129 --- /dev/null +++ b/arch/arm/mach-ks8695/regs-sys.h @@ -0,0 +1,34 @@ +/* + * arch/arm/mach-ks8695/include/mach/regs-sys.h + * + * Copyright (C) 2006 Ben Dooks <ben@simtec.co.uk> + * Copyright (C) 2006 Simtec Electronics + * + * KS8695 - System control registers and bit definitions + * + * This file is licensed under the terms of the GNU General Public + * License version 2. This program is licensed "as is" without any + * warranty of any kind, whether express or implied. + */ + +#ifndef KS8695_SYS_H +#define KS8695_SYS_H + +#define KS8695_SYS_OFFSET (0xF0000 + 0x0000) +#define KS8695_SYS_VA (KS8695_IO_VA + KS8695_SYS_OFFSET) +#define KS8695_SYS_PA (KS8695_IO_PA + KS8695_SYS_OFFSET) + + +#define KS8695_SYSCFG (0x00) /* System Configuration Register */ +#define KS8695_CLKCON (0x04) /* System Clock and Bus Control Register */ + + +/* System Configuration Register */ +#define SYSCFG_SPRBP (0x3ff << 16) /* Register Bank Base Pointer */ + +/* System Clock and Bus Control Register */ +#define CLKCON_SFMODE (1 << 8) /* System Fast Mode for Simulation */ +#define CLKCON_SCDC (7 << 0) /* System Clock Divider Select */ + + +#endif |