aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi
diff options
context:
space:
mode:
authorMartin Blumenstingl <martin.blumenstingl@googlemail.com>2017-02-19 22:41:43 +0100
committerKevin Hilman <khilman@baylibre.com>2017-03-06 09:55:53 -0800
commit1220b29749d4e2afb2213a652a237b9669382852 (patch)
treec29fae15d29375350424d08a4ec62352d2c5e400 /arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi
parentARM64: dts: meson-gxbb-p200: add the ethernet PHY's reset GPIO (diff)
downloadlinux-dev-1220b29749d4e2afb2213a652a237b9669382852.tar.xz
linux-dev-1220b29749d4e2afb2213a652a237b9669382852.zip
ARM64: dts: meson-gxbb-vega-s95: add the ethernet PHY's reset GPIO
This resets the ethernet PHY during boot to get the PHY into a "clean" state. While here also specify the phy-handle of the ethmac node to make the PHY configuration similar to the one we have on GXL devices. This will allow us to specify OF-properties for the PHY itself. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Reviewed-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
Diffstat (limited to 'arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi')
-rw-r--r--arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi19
1 files changed, 18 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi
index 86709929fd20..aa571970c5e9 100644
--- a/arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi
+++ b/arch/arm64/boot/dts/amlogic/meson-gxbb-vega-s95.dtsi
@@ -115,7 +115,6 @@
status = "okay";
pinctrl-0 = <&uart_ao_a_pins>;
pinctrl-names = "default";
-
};
&ir {
@@ -128,6 +127,24 @@
status = "okay";
pinctrl-0 = <&eth_rgmii_pins>;
pinctrl-names = "default";
+
+ phy-handle = <&eth_phy0>;
+ phy-mode = "rgmii";
+
+ snps,reset-gpio = <&gpio GPIOZ_14 0>;
+ snps,reset-delays-us = <0 10000 1000000>;
+ snps,reset-active-low;
+
+ mdio {
+ compatible = "snps,dwmac-mdio";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ eth_phy0: ethernet-phy@0 {
+ /* Realtek RTL8211F (0x001cc916) */
+ reg = <0>;
+ };
+ };
};
&usb0_phy {