aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi
diff options
context:
space:
mode:
authorNeil Armstrong <narmstrong@baylibre.com>2016-08-22 17:36:32 +0200
committerKevin Hilman <khilman@baylibre.com>2016-09-14 10:47:47 -0700
commit8f14a89305b53fdf18e04cf94a89cd5460423d69 (patch)
tree77b98d612d9ba2f2eb9ffc29229af46be42e70e2 /arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi
parentARM64: dts: meson-gxbb: Add Meson MHU Node (diff)
downloadlinux-dev-8f14a89305b53fdf18e04cf94a89cd5460423d69.tar.xz
linux-dev-8f14a89305b53fdf18e04cf94a89cd5460423d69.zip
ARM64: dts: meson-gxbb: Add Meson GXBB PWM Controller nodes
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Tested-by: Jérôme Brunet <jbrunet@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
Diffstat (limited to 'arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi')
-rw-r--r--arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi28
1 files changed, 28 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi
index cac8e51c2108..3b181939f437 100644
--- a/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi
+++ b/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi
@@ -180,6 +180,27 @@
status = "disabled";
};
+ pwm_ab: pwm@8550 {
+ compatible = "amlogic,meson-gxbb-pwm";
+ reg = <0x0 0x08550 0x0 0x10>;
+ #pwm-cells = <3>;
+ status = "disabled";
+ };
+
+ pwm_cd: pwm@8650 {
+ compatible = "amlogic,meson-gxbb-pwm";
+ reg = <0x0 0x08650 0x0 0x10>;
+ #pwm-cells = <3>;
+ status = "disabled";
+ };
+
+ pwm_ef: pwm@86c0 {
+ compatible = "amlogic,meson-gxbb-pwm";
+ reg = <0x0 0x086c0 0x0 0x10>;
+ #pwm-cells = <3>;
+ status = "disabled";
+ };
+
uart_C: serial@8700 {
compatible = "amlogic,meson-uart";
reg = <0x0 0x8700 0x0 0x14>;
@@ -294,6 +315,13 @@
interrupts = <GIC_SPI 196 IRQ_TYPE_EDGE_RISING>;
status = "disabled";
};
+
+ pwm_ab_AO: pwm@550 {
+ compatible = "amlogic,meson-gxbb-pwm";
+ reg = <0x0 0x0550 0x0 0x10>;
+ #pwm-cells = <3>;
+ status = "disabled";
+ };
};
periphs: periphs@c8834000 {