aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts
diff options
context:
space:
mode:
authorSricharan R <sricharan@codeaurora.org>2020-01-19 18:43:20 +0530
committerBjorn Andersson <bjorn.andersson@linaro.org>2020-02-24 21:06:24 -0800
commit1e8277854b49b165daaee1a1f278967239f8c48e (patch)
treec8d5f56dfcb2006b38261d3bd7058edf234d7430 /arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts
parentdt-bindings: qcom: Add ipq6018 bindings (diff)
downloadlinux-dev-1e8277854b49b165daaee1a1f278967239f8c48e.tar.xz
linux-dev-1e8277854b49b165daaee1a1f278967239f8c48e.zip
arm64: dts: Add ipq6018 SoC and CP01 board support
Add initial device tree support for the Qualcomm IPQ6018 SoC and CP01 evaluation board. Co-developed-by: Abhishek Sahu <absahu@codeaurora.org> Signed-off-by: Abhishek Sahu <absahu@codeaurora.org> Co-developed-by: Sivaprakash Murugesan <sivaprak@codeaurora.org> Signed-off-by: Sivaprakash Murugesan <sivaprak@codeaurora.org> Signed-off-by: Sricharan R <sricharan@codeaurora.org> Link: https://lore.kernel.org/r/1579439601-14810-5-git-send-email-sricharan@codeaurora.org Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Diffstat (limited to 'arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts')
-rw-r--r--arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts30
1 files changed, 30 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts b/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts
new file mode 100644
index 000000000000..897b4b293a22
--- /dev/null
+++ b/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+/*
+ * IPQ6018 CP01 board device tree source
+ *
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ */
+
+/dts-v1/;
+
+#include "ipq6018.dtsi"
+
+/ {
+ model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+ compatible = "qcom,ipq6018-cp01", "qcom,ipq6018";
+
+ aliases {
+ serial0 = &blsp1_uart3;
+ };
+
+ chosen {
+ stdout-path = "serial0:115200n8";
+ bootargs-append = " swiotlb=1";
+ };
+};
+
+&blsp1_uart3 {
+ pinctrl-0 = <&serial_3_pins>;
+ pinctrl-names = "default";
+ status = "ok";
+};