aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/qcom/sc7180-idp.dts
diff options
context:
space:
mode:
authorRajendra Nayak <rnayak@codeaurora.org>2019-11-08 14:58:13 +0530
committerBjorn Andersson <bjorn.andersson@linaro.org>2019-12-10 09:41:55 -0800
commit90db71e480708a8f40f63b3d5587dc9653ee01e2 (patch)
treec0cdf8eceef5d6e64689c1f0cd933636baa642df /arch/arm64/boot/dts/qcom/sc7180-idp.dts
parentdt-bindings: qcom: Add SC7180 bindings (diff)
downloadlinux-dev-90db71e480708a8f40f63b3d5587dc9653ee01e2.tar.xz
linux-dev-90db71e480708a8f40f63b3d5587dc9653ee01e2.zip
arm64: dts: sc7180: Add minimal dts/dtsi files for SC7180 soc
Add skeletal sc7180 SoC dtsi and idp board dts files. Reviewed-by: Stephen Boyd <swboyd@chromium.org> Co-developed-by: Taniya Das <tdas@codeaurora.org> Signed-off-by: Taniya Das <tdas@codeaurora.org> Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> Link: https://lore.kernel.org/r/20191108092824.9773-3-rnayak@codeaurora.org Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Diffstat (limited to 'arch/arm64/boot/dts/qcom/sc7180-idp.dts')
-rw-r--r--arch/arm64/boot/dts/qcom/sc7180-idp.dts47
1 files changed, 47 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/sc7180-idp.dts b/arch/arm64/boot/dts/qcom/sc7180-idp.dts
new file mode 100644
index 000000000000..c637a4a647f8
--- /dev/null
+++ b/arch/arm64/boot/dts/qcom/sc7180-idp.dts
@@ -0,0 +1,47 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * SC7180 IDP board device tree source
+ *
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ */
+
+/dts-v1/;
+
+#include "sc7180.dtsi"
+
+/ {
+ model = "Qualcomm Technologies, Inc. SC7180 IDP";
+ compatible = "qcom,sc7180-idp";
+
+ aliases {
+ serial0 = &uart8;
+ };
+
+ chosen {
+ stdout-path = "serial0:115200n8";
+ };
+};
+
+&qupv3_id_1 {
+ status = "okay";
+};
+
+&uart8 {
+ status = "okay";
+};
+
+/* PINCTRL - additions to nodes defined in sc7180.dtsi */
+
+&qup_uart8_default {
+ pinconf-tx {
+ pins = "gpio44";
+ drive-strength = <2>;
+ bias-disable;
+ };
+
+ pinconf-rx {
+ pins = "gpio45";
+ drive-strength = <2>;
+ bias-pull-up;
+ };
+};