diff options
| author |   Catalin Marinas <catalin.marinas@arm.com> | 2013-05-01 16:34:22 +0100 |
|---|---|---|
| committer | Catalin Marinas <catalin.marinas@arm.com> | 2013-06-07 17:58:29 +0100 |
| commit | 7249b79f6b4cc3c2aa9138dca52e535a4c789107 (patch) | |
| tree | af9de4d98b35a9d5d2e0c9e1925ca5c6b18213d6 /arch/arm64/mm/mmu.c | |
| parent | arm64: Avoid cache flushing in flush_dcache_page() (diff) | |
| download | linux-dev-7249b79f6b4cc3c2aa9138dca52e535a4c789107.tar.xz linux-dev-7249b79f6b4cc3c2aa9138dca52e535a4c789107.zip | |
arm64: Do not flush the D-cache for anonymous pages
The D-cache on AArch64 is VIPT non-aliasing, so there is no need to
flush it for anonymous pages.
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Reported-by: Will Deacon <will.deacon@arm.com>
Acked-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'arch/arm64/mm/mmu.c')
| -rw-r--r-- | arch/arm64/mm/mmu.c | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/arm64/mm/mmu.c b/arch/arm64/mm/mmu.c index eeecc9c8ed68..80a369eab637 100644 --- a/arch/arm64/mm/mmu.c +++ b/arch/arm64/mm/mmu.c @@ -339,7 +339,6 @@ void __init paging_init(void) bootmem_init(); empty_zero_page = virt_to_page(zero_page); - __flush_dcache_page(empty_zero_page); /* * TTBR0 is only used for the identity mapping at this stage. Make it |