aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/lemote/lm2e/irq.c
diff options
context:
space:
mode:
authorWu Zhangjin <wuzj@lemote.com>2009-07-02 23:23:03 +0800
committerRalf Baechle <ralf@linux-mips.org>2009-09-17 20:07:46 +0200
commit5e983ff654ca3df3007b5b558b5271bb4622afa4 (patch)
treef15edfeb1df8e0b1874adec3e09a4fc1c58d59f2 /arch/mips/lemote/lm2e/irq.c
parentMIPS: Loongson: Split the implementation of prom and setup parts (diff)
downloadlinux-dev-5e983ff654ca3df3007b5b558b5271bb4622afa4.tar.xz
linux-dev-5e983ff654ca3df3007b5b558b5271bb4622afa4.zip
MIPS: Loongson: clean up the coding style
With the help of script/checkpatch.pl, i have cleaned up the coding style. 1. remove un-needed header files and tune some comments. 2. remove some un-needed { } add a new header file loongson.h: 3. move some common header files to loongson.h 4. move some common extern declartions to loongson.h and this new header file is needed for future loongson2f support. Signed-off-by: Wu Zhangjin <wuzj@lemote.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/lemote/lm2e/irq.c')
-rw-r--r--arch/mips/lemote/lm2e/irq.c48
1 files changed, 7 insertions, 41 deletions
diff --git a/arch/mips/lemote/lm2e/irq.c b/arch/mips/lemote/lm2e/irq.c
index 1d0a09f3b832..fb7643a25618 100644
--- a/arch/mips/lemote/lm2e/irq.c
+++ b/arch/mips/lemote/lm2e/irq.c
@@ -6,35 +6,14 @@
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
- *
- * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
- * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
- * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
- * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
- * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
- * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
- * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
- * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
- * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- * You should have received a copy of the GNU General Public License along
- * with this program; if not, write to the Free Software Foundation, Inc.,
- * 675 Mass Ave, Cambridge, MA 02139, USA.
- *
*/
#include <linux/delay.h>
-#include <linux/io.h>
-#include <linux/init.h>
#include <linux/interrupt.h>
-#include <linux/irq.h>
#include <asm/irq_cpu.h>
#include <asm/i8259.h>
-#include <asm/mipsregs.h>
-#include <asm/mips-boards/bonito64.h>
-
+#include <loongson.h>
/*
* the first level int-handler will jump here if it is a bonito irq
*/
@@ -67,27 +46,24 @@ static void i8259_irqdispatch(void)
int irq;
irq = i8259_irq();
- if (irq >= 0) {
+ if (irq >= 0)
do_IRQ(irq);
- } else {
+ else
spurious_interrupt();
- }
-
}
asmlinkage void plat_irq_dispatch(void)
{
unsigned int pending = read_c0_cause() & read_c0_status() & ST0_IM;
- if (pending & CAUSEF_IP7) {
+ if (pending & CAUSEF_IP7)
do_IRQ(MIPS_CPU_IRQ_BASE + 7);
- } else if (pending & CAUSEF_IP5) {
+ else if (pending & CAUSEF_IP5)
i8259_irqdispatch();
- } else if (pending & CAUSEF_IP2) {
+ else if (pending & CAUSEF_IP2)
bonito_irqdispatch();
- } else {
+ else
spurious_interrupt();
- }
}
static struct irqaction cascade_irqaction = {
@@ -97,8 +73,6 @@ static struct irqaction cascade_irqaction = {
void __init arch_init_irq(void)
{
- extern void bonito_irq_init(void);
-
/*
* Clear all of the interrupts while we change the able around a bit.
* int-handler is not on bootstrap
@@ -128,16 +102,8 @@ void __init arch_init_irq(void)
init_i8259_irqs();
bonito_irq_init();
- /*
- printk("GPIODATA=%x, GPIOIE=%x\n", BONITO_GPIODATA, BONITO_GPIOIE);
- printk("INTEN=%x, INTSET=%x, INTCLR=%x, INTISR=%x\n",
- BONITO_INTEN, BONITO_INTENSET,
- BONITO_INTENCLR, BONITO_INTISR);
- */
-
/* bonito irq at IP2 */
setup_irq(MIPS_CPU_IRQ_BASE + 2, &cascade_irqaction);
/* 8259 irq at IP5 */
setup_irq(MIPS_CPU_IRQ_BASE + 5, &cascade_irqaction);
-
}