diff options
author | Dave Airlie <airlied@redhat.com> | 2013-10-22 07:32:40 +0100 |
---|---|---|
committer | Dave Airlie <airlied@redhat.com> | 2013-10-22 07:32:40 +0100 |
commit | 3bcec5f076688c58436a6c354f5b94eef16469da (patch) | |
tree | 6e50e1c03d52bffbd17b16dd6b153a428f0b9e7c /arch/powerpc/kvm/book3s_hv_rmhandlers.S | |
parent | drm: Pad drm_mode_get_connector to 64-bit boundary (diff) | |
parent | drm/i915: Disable GGTT PTEs on GEN6+ suspend (diff) | |
download | linux-dev-3bcec5f076688c58436a6c354f5b94eef16469da.tar.xz linux-dev-3bcec5f076688c58436a6c354f5b94eef16469da.zip |
Merge tag 'drm-intel-fixes-2013-10-21' of git://people.freedesktop.org/~danvet/drm-intel into drm-fixes
Just an lvds clock gating fix and a pte clearing hack for hsw to avoid
memory corruption when hibernating - something doesn't seem to switch off
properly, we're still investigating.
* tag 'drm-intel-fixes-2013-10-21' of git://people.freedesktop.org/~danvet/drm-intel: (96 commits)
drm/i915: Disable GGTT PTEs on GEN6+ suspend
drm/i915: Make PTE valid encoding optional
drm/i915: disable LVDS clock gating on CPT v2
Diffstat (limited to 'arch/powerpc/kvm/book3s_hv_rmhandlers.S')
-rw-r--r-- | arch/powerpc/kvm/book3s_hv_rmhandlers.S | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/powerpc/kvm/book3s_hv_rmhandlers.S b/arch/powerpc/kvm/book3s_hv_rmhandlers.S index 294b7af28cdd..c71103b8a748 100644 --- a/arch/powerpc/kvm/book3s_hv_rmhandlers.S +++ b/arch/powerpc/kvm/book3s_hv_rmhandlers.S @@ -1066,7 +1066,7 @@ END_FTR_SECTION_IFSET(CPU_FTR_ARCH_206) BEGIN_FTR_SECTION mfspr r8, SPRN_DSCR ld r7, HSTATE_DSCR(r13) - std r8, VCPU_DSCR(r7) + std r8, VCPU_DSCR(r9) mtspr SPRN_DSCR, r7 END_FTR_SECTION_IFSET(CPU_FTR_ARCH_206) |