aboutsummaryrefslogtreecommitdiffstats
path: root/arch/ppc/platforms/pcore.h
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 15:20:36 -0700
committerLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 15:20:36 -0700
commit1da177e4c3f41524e886b7f1b8a0c1fc7321cac2 (patch)
tree0bba044c4ce775e45a88a51686b5d9f90697ea9d /arch/ppc/platforms/pcore.h
downloadlinux-dev-1da177e4c3f41524e886b7f1b8a0c1fc7321cac2.tar.xz
linux-dev-1da177e4c3f41524e886b7f1b8a0c1fc7321cac2.zip
Linux-2.6.12-rc2
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
Diffstat (limited to 'arch/ppc/platforms/pcore.h')
-rw-r--r--arch/ppc/platforms/pcore.h39
1 files changed, 39 insertions, 0 deletions
diff --git a/arch/ppc/platforms/pcore.h b/arch/ppc/platforms/pcore.h
new file mode 100644
index 000000000000..c6a26e764926
--- /dev/null
+++ b/arch/ppc/platforms/pcore.h
@@ -0,0 +1,39 @@
+/*
+ * arch/ppc/platforms/pcore.h
+ *
+ * Definitions for Force PowerCore board support
+ *
+ * Author: Matt Porter <mporter@mvista.com>
+ *
+ * 2001 (c) MontaVista, Software, Inc. This file is licensed under
+ * the terms of the GNU General Public License version 2. This program
+ * is licensed "as is" without any warranty of any kind, whether express
+ * or implied.
+ */
+
+#ifndef __PPC_PLATFORMS_PCORE_H
+#define __PPC_PLATFORMS_PCORE_H
+
+#include <asm/mpc10x.h>
+
+#define PCORE_TYPE_6750 1
+#define PCORE_TYPE_680 2
+
+#define PCORE_NVRAM_AS0 0x73
+#define PCORE_NVRAM_AS1 0x75
+#define PCORE_NVRAM_DATA 0x77
+
+#define PCORE_DCCR_REG (MPC10X_MAPB_ISA_IO_BASE + 0x308)
+#define PCORE_DCCR_L2_MASK 0xc0
+#define PCORE_DCCR_L2_0KB 0x00
+#define PCORE_DCCR_L2_256KB 0x40
+#define PCORE_DCCR_L2_512KB 0xc0
+#define PCORE_DCCR_L2_1MB 0x80
+#define PCORE_DCCR_L2_2MB 0x00
+
+#define PCORE_WINBOND_IDE_INT 0x43
+#define PCORE_WINBOND_PCI_INT 0x44
+#define PCORE_WINBOND_PRI_EDG_LVL 0x4d0
+#define PCORE_WINBOND_SEC_EDG_LVL 0x4d1
+
+#endif /* __PPC_PLATFORMS_PCORE_H */