diff options
| author |   Daniel J Blueman <daniel@numascale.com> | 2015-09-21 01:02:01 +0800 |
|---|---|---|
| committer |   Thomas Gleixner <tglx@linutronix.de> | 2015-09-22 22:25:33 +0200 |
| commit | ad03a9c25d258641556c7198e26fd882c741987a (patch) | |
| tree | 85fcadef16de050cece52c20161076c11ff472e0 /arch/x86/include/asm/numachip | |
| parent | x86/numachip: Add Numachip2 APIC support (diff) | |
| download | linux-dev-ad03a9c25d258641556c7198e26fd882c741987a.tar.xz linux-dev-ad03a9c25d258641556c7198e26fd882c741987a.zip | |
x86/numachip: Add Numachip IPI optimisations
When sending IPIs, first check if the non-local part of the source and
destination APIC IDs match; if so, send via the local APIC for efficiency.
Secondly, since the AMD BIOS-kernel developer guide states IPI delivery
will occur invarient of prior deliver status, avoid polling the delivery
status bit for efficiency.
Signed-off-by: Daniel J Blueman <daniel@numascale.com>
Acked-by: Steffen Persvold <sp@numascale.com>
Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Link: http://lkml.kernel.org/r/1442768522-19217-3-git-send-email-daniel@numascale.com
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Diffstat (limited to 'arch/x86/include/asm/numachip')
| -rw-r--r-- | arch/x86/include/asm/numachip/numachip_csr.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/x86/include/asm/numachip/numachip_csr.h b/arch/x86/include/asm/numachip/numachip_csr.h index e08b803f8491..e09d845ce406 100644 --- a/arch/x86/include/asm/numachip/numachip_csr.h +++ b/arch/x86/include/asm/numachip/numachip_csr.h @@ -34,6 +34,7 @@ #define NUMACHIP_LCSR_BASE 0x3ffffe000000ULL #define NUMACHIP_LCSR_LIM 0x3fffffffffffULL #define NUMACHIP_LCSR_SIZE (NUMACHIP_LCSR_LIM - NUMACHIP_LCSR_BASE + 1) +#define NUMACHIP_LAPIC_BITS 8 static inline void *lcsr_address(unsigned long offset) { |