aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/lib/pc-conf-reg.c
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2021-08-30 15:20:05 -0700
committerLinus Torvalds <torvalds@linux-foundation.org>2021-08-30 15:20:05 -0700
commitccd8ec4a3f9a5d3d97766231b04e7321dcc2df1e (patch)
treef18dba3d38dccff8a71257d9218d380cb7638add /arch/x86/lib/pc-conf-reg.c
parentMerge tag 'x86-cpu-2021-08-30' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip (diff)
parentx86: Fix typo s/ECLR/ELCR/ for the PIC register (diff)
downloadlinux-dev-ccd8ec4a3f9a5d3d97766231b04e7321dcc2df1e.tar.xz
linux-dev-ccd8ec4a3f9a5d3d97766231b04e7321dcc2df1e.zip
Merge tag 'x86-irq-2021-08-30' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
Pull x86 PIRQ updates from Thomas Gleixner: "A set of updates to support port 0x22/0x23 based PCI configuration space which can be found on various ALi chipsets and is also available on older Intel systems which expose a PIRQ router. While the Intel support is more or less nostalgia, the ALi chips are still in use on popular embedded boards used for routers" * tag 'x86-irq-2021-08-30' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: x86: Fix typo s/ECLR/ELCR/ for the PIC register x86: Avoid magic number with ELCR register accesses x86/PCI: Add support for the Intel 82426EX PIRQ router x86/PCI: Add support for the Intel 82374EB/82374SB (ESC) PIRQ router x86/PCI: Add support for the ALi M1487 (IBC) PIRQ router x86: Add support for 0x22/0x23 port I/O configuration space
Diffstat (limited to 'arch/x86/lib/pc-conf-reg.c')
-rw-r--r--arch/x86/lib/pc-conf-reg.c13
1 files changed, 13 insertions, 0 deletions
diff --git a/arch/x86/lib/pc-conf-reg.c b/arch/x86/lib/pc-conf-reg.c
new file mode 100644
index 000000000000..febb52749e8d
--- /dev/null
+++ b/arch/x86/lib/pc-conf-reg.c
@@ -0,0 +1,13 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Support for the configuration register space at port I/O locations
+ * 0x22 and 0x23 variously used by PC architectures, e.g. the MP Spec,
+ * Cyrix CPUs, numerous chipsets. As the space is indirectly addressed
+ * it may have to be protected with a spinlock, depending on the context.
+ */
+
+#include <linux/spinlock.h>
+
+#include <asm/pc-conf-reg.h>
+
+DEFINE_RAW_SPINLOCK(pc_conf_lock);