aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/at91/clk-master.c
diff options
context:
space:
mode:
authorJames Liao <jamesjj.liao@mediatek.com>2015-07-10 16:39:34 +0800
committerStephen Boyd <sboyd@codeaurora.org>2015-07-28 11:58:57 -0700
commit75ce0cdb6243d42daca6130e5feb71f536bb136e (patch)
treebaa25bb3aceeb8638dc98938c02ddd9ae2470ebc /drivers/clk/at91/clk-master.c
parentclk: mediatek: Fix calculation of PLL rate settings (diff)
downloadlinux-dev-75ce0cdb6243d42daca6130e5feb71f536bb136e.tar.xz
linux-dev-75ce0cdb6243d42daca6130e5feb71f536bb136e.zip
clk: mediatek: Add MT8173 MMPLL change rate support
MT8173 MMPLL frequency settings are different from common PLLs. It needs different post divider settings for some ranges of frequency. This patch add support for MT8173 MMPLL frequency setting by adding div-rate table to lookup suitable post divider setting under a specified frequency. Signed-off-by: James Liao <jamesjj.liao@mediatek.com> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'drivers/clk/at91/clk-master.c')
0 files changed, 0 insertions, 0 deletions