aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/clk-composite.c
diff options
context:
space:
mode:
authorOmri Itach <omrii@marvell.com>2019-08-05 12:03:08 +0200
committerStephen Boyd <sboyd@kernel.org>2019-09-17 22:15:41 -0700
commit0099dc446bb6a72ce24d4f86760d0f4fe4300138 (patch)
tree9dd547a600631708e82db7f4626e960924bafe0e /drivers/clk/clk-composite.c
parentclk: mvebu: ap806: be more explicit on what SaR is (diff)
downloadlinux-dev-0099dc446bb6a72ce24d4f86760d0f4fe4300138.tar.xz
linux-dev-0099dc446bb6a72ce24d4f86760d0f4fe4300138.zip
clk: mvebu: ap806: add AP-DCLK (hclk) to system controller driver
Add dynamic AP-DCLK clock (hclk) to system controller driver. AP-DCLK is half the rate of DDR clock, so its derrived from Sample At Reset configuration. The clock frequency is required for AP806 AXI monitor profiling feature. Signed-off-by: Omri Itach <omrii@marvell.com> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Link: https://lkml.kernel.org/r/20190805100310.29048-7-miquel.raynal@bootlin.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'drivers/clk/clk-composite.c')
0 files changed, 0 insertions, 0 deletions