aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/clkc.h
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@kernel.org>2018-12-13 01:05:44 -0800
committerStephen Boyd <sboyd@kernel.org>2018-12-13 01:05:44 -0800
commite74581b79ddd9b49b8c61e2791fc4dffc0245afb (patch)
tree5ab61c8c9120ff519d6e4802555962d4c1ec7619 /drivers/clk/meson/clkc.h
parentclk: meson: Mark some things static (diff)
parentclk: meson: axg-audio: use the clk input helper function (diff)
downloadlinux-dev-e74581b79ddd9b49b8c61e2791fc4dffc0245afb.tar.xz
linux-dev-e74581b79ddd9b49b8c61e2791fc4dffc0245afb.zip
Merge tag 'meson-clk-4.21-2' of https://github.com/BayLibre/clk-meson into clk-meson
Pull more meson clk driver updates from Neil Armstrong: - Fix GXL HDMI Pll fractional bits (from first round) - Add the Meson8/Meson8b video clocks - Add clk-input helper and use it for axg-audio clock driver * tag 'meson-clk-4.21-2' of https://github.com/BayLibre/clk-meson: clk: meson: axg-audio: use the clk input helper function clk: meson: add clk-input helper function clk: meson: meson8b: add the read-only video clock trees clk: meson: meson8b: add the fractional divider for vid_pll_dco clk: meson: meson8b: fix the offset of vid_pll_dco's N value clk: meson: Fix GXL HDMI PLL fractional bits width
Diffstat (limited to 'drivers/clk/meson/clkc.h')
-rw-r--r--drivers/clk/meson/clkc.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/drivers/clk/meson/clkc.h b/drivers/clk/meson/clkc.h
index 91666055c75a..6183b22c4bf2 100644
--- a/drivers/clk/meson/clkc.h
+++ b/drivers/clk/meson/clkc.h
@@ -119,4 +119,9 @@ extern const struct clk_ops meson_clk_mpll_ops;
extern const struct clk_ops meson_clk_phase_ops;
extern const struct clk_ops meson_vid_pll_div_ro_ops;
+struct clk_hw *meson_clk_hw_register_input(struct device *dev,
+ const char *of_name,
+ const char *clk_name,
+ unsigned long flags);
+
#endif /* __CLKC_H */