diff options
| author |   Elaine Zhang <zhangqing@rock-chips.com> | 2017-08-21 16:16:07 +0800 |
|---|---|---|
| committer |   Heiko Stuebner <heiko@sntech.de> | 2017-08-22 02:55:03 +0200 |
| commit | 64a1644bc3baa62b769455d811b7999b9a1c6cd1 (patch) | |
| tree | 45c504a9756f007b43db6793b1dd815608749418 /drivers/clk/rockchip/clk-rv1108.c | |
| parent | clk: rockchip: rename rv1108 macphy clock to mac (diff) | |
| download | linux-dev-64a1644bc3baa62b769455d811b7999b9a1c6cd1.tar.xz linux-dev-64a1644bc3baa62b769455d811b7999b9a1c6cd1.zip | |
clk: rockchip: fix the rv1108 clk_mac sel register description
The source clock ordering is wrong, as shown in the TRM:
cru_sel24_con[8]
rmii_extclk_sel
clock source select control register
1'b0: from internal PLL
1'b1: from external IO
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Reviewed-by: David Wu <david.wu@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'drivers/clk/rockchip/clk-rv1108.c')
| -rw-r--r-- | drivers/clk/rockchip/clk-rv1108.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/rockchip/clk-rv1108.c b/drivers/clk/rockchip/clk-rv1108.c index c9045f85b498..089cb17925e5 100644 --- a/drivers/clk/rockchip/clk-rv1108.c +++ b/drivers/clk/rockchip/clk-rv1108.c @@ -140,7 +140,7 @@ PNAME(mux_pll_src_dpll_gpll_usb480m_p) = { "dpll", "gpll", "usb480m" }; PNAME(mux_uart0_p) = { "uart0_src", "uart0_frac", "xin24m" }; PNAME(mux_uart1_p) = { "uart1_src", "uart1_frac", "xin24m" }; PNAME(mux_uart2_p) = { "uart2_src", "uart2_frac", "xin24m" }; -PNAME(mux_sclk_mac_p) = { "ext_gmac", "sclk_mac_pre" }; +PNAME(mux_sclk_mac_p) = { "sclk_mac_pre", "ext_gmac" }; PNAME(mux_i2s0_pre_p) = { "i2s0_src", "i2s0_frac", "ext_i2s", "xin12m" }; PNAME(mux_i2s_out_p) = { "i2s0_pre", "xin12m" }; PNAME(mux_i2s1_p) = { "i2s1_src", "i2s1_frac", "dummy", "xin12m" }; |