diff options
| author |   Chen-Yu Tsai <wens@csie.org> | 2014-10-20 22:10:27 +0800 |
|---|---|---|
| committer |   Maxime Ripard <maxime.ripard@free-electrons.com> | 2014-10-21 21:45:48 +0200 |
| commit | 3b2bd70f03c75d37de791b65d574a31d1e2507b0 (patch) | |
| tree | 454b32440d32110295b2903b6cb27f5cb802b50f /drivers/clk/sunxi/Makefile | |
| parent | clk: sunxi: make factors clock mux mask configurable (diff) | |
| download | linux-dev-3b2bd70f03c75d37de791b65d574a31d1e2507b0.tar.xz linux-dev-3b2bd70f03c75d37de791b65d574a31d1e2507b0.zip | |
clk: sunxi: Add support for A80 basic bus clocks
The A80 SoC has 12 PLL clocks, 3 AHB clocks, 2 APB clocks, and a
new "GT" bus, which I assume is some kind of data bus connecting
the processor cores, memory and various busses. Also there is a
bus clock for a ARM CCI400 module.
As far as I can tell, the GT bus and CCI400 bus clock must be
protected.
This patch adds driver support for peripheral related PLLs and
bus clocks on the A80. The GT and CCI400 clocks are added as well
as these 2 along with the PLLs they are clocked from must not be
disabled.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'drivers/clk/sunxi/Makefile')
| -rw-r--r-- | drivers/clk/sunxi/Makefile | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/clk/sunxi/Makefile b/drivers/clk/sunxi/Makefile index 7ddc2b553846..a66953c0f430 100644 --- a/drivers/clk/sunxi/Makefile +++ b/drivers/clk/sunxi/Makefile @@ -7,6 +7,7 @@ obj-y += clk-a10-hosc.o obj-y += clk-a20-gmac.o obj-y += clk-mod0.o obj-y += clk-sun8i-mbus.o +obj-y += clk-sun9i-core.o obj-$(CONFIG_MFD_SUN6I_PRCM) += \ clk-sun6i-ar100.o clk-sun6i-apb0.o clk-sun6i-apb0-gates.o \ |