aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk-dfll.c
diff options
context:
space:
mode:
authorTuomas Tynkkynen <ttynkkynen@nvidia.com>2015-05-13 17:58:35 +0300
committerThierry Reding <treding@nvidia.com>2015-07-16 09:32:43 +0200
commit0c59d26770333cf605d9119a78dd6c1ebebc6a61 (patch)
tree729c4e51baf9c05f2362cd6e9b1248130a59d7c6 /drivers/clk/tegra/clk-dfll.c
parentLinux 4.2-rc1 (diff)
downloadlinux-dev-0c59d26770333cf605d9119a78dd6c1ebebc6a61.tar.xz
linux-dev-0c59d26770333cf605d9119a78dd6c1ebebc6a61.zip
clk: tegra: Add binding for the Tegra124 DFLL clocksource
The DFLL is the main clocksource for the fast CPU cluster on Tegra124 and also provides automatic CPU rail voltage scaling as well. The DFLL is a separate IP block from the usual Tegra124 clock-and-reset controller, so it gets its own node in the device tree. Signed-off-by: Tuomas Tynkkynen <ttynkkynen@nvidia.com> Signed-off-by: Mikko Perttunen <mikko.perttunen@kapsi.fi> Acked-by: Michael Turquette <mturquette@linaro.org> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/clk/tegra/clk-dfll.c')
0 files changed, 0 insertions, 0 deletions