diff options
| author |   Sergio Paracuellos <sergio.paracuellos@gmail.com> | 2021-07-27 07:55:37 +0200 |
|---|---|---|
| committer |   Stephen Boyd <sboyd@kernel.org> | 2021-08-28 22:24:06 -0700 |
| commit | c16edf5ff8ece9c4135175da4103cee1bec360be (patch) | |
| tree | c9ac301dff2d64252f4e934eac05b67acce52d63 /drivers/clk | |
| parent | Linux 5.14-rc1 (diff) | |
| download | linux-dev-c16edf5ff8ece9c4135175da4103cee1bec360be.tar.xz linux-dev-c16edf5ff8ece9c4135175da4103cee1bec360be.zip | |
clk: ralink: avoid to set 'CLK_IS_CRITICAL' flag for gates
'clk_init_data' for gates is setting up 'CLK_IS_CRITICAL'
flag for all of them. This was being doing because some
drivers of this SoC might not be ready to use the clock
and we don't wanted the kernel to disable them since default
behaviour without clock driver was to set all gate bits to
enabled state. After a bit more testing and checking driver
code it is safe to remove this flag and just let the kernel
to disable those gates that are not in use. No regressions
seems to appear.
Fixes: 48df7a26f470 ("clk: ralink: add clock driver for mt7621 SoC")
Signed-off-by: Sergio Paracuellos <sergio.paracuellos@gmail.com>
Link: https://lore.kernel.org/r/20210727055537.11785-1-sergio.paracuellos@gmail.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'drivers/clk')
| -rw-r--r-- | drivers/clk/ralink/clk-mt7621.c | 9 |
1 files changed, 1 insertions, 8 deletions
diff --git a/drivers/clk/ralink/clk-mt7621.c b/drivers/clk/ralink/clk-mt7621.c index 857da1e274be..a2c045390f00 100644 --- a/drivers/clk/ralink/clk-mt7621.c +++ b/drivers/clk/ralink/clk-mt7621.c @@ -131,14 +131,7 @@ static int mt7621_gate_ops_init(struct device *dev, struct mt7621_gate *sclk) { struct clk_init_data init = { - /* - * Until now no clock driver existed so - * these SoC drivers are not prepared - * yet for the clock. We don't want kernel to - * disable anything so we add CLK_IS_CRITICAL - * flag here. - */ - .flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, + .flags = CLK_SET_RATE_PARENT, .num_parents = 1, .parent_names = &sclk->parent_name, .ops = &mt7621_gate_ops, |