aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
diff options
context:
space:
mode:
authorHansen Dsouza <Hansen.Dsouza@amd.com>2022-02-18 19:53:50 -0500
committerAlex Deucher <alexander.deucher@amd.com>2022-03-15 14:25:15 -0400
commitdf5a07c45c68fd85cd4d1a4ad7892d3a717a4ccf (patch)
tree1a7eb189d6a2fbef1ac35497acad9cbabc566178 /drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
parentdrm/amd/display: add debug option to bypass ssinfo from bios for dcn315 (diff)
downloadlinux-dev-df5a07c45c68fd85cd4d1a4ad7892d3a717a4ccf.tar.xz
linux-dev-df5a07c45c68fd85cd4d1a4ad7892d3a717a4ccf.zip
drm/amd/display: fix deep color ratio
Fix enum mapping for deep color ratio Reviewed-by: Charlene Liu <Charlene.Liu@amd.com> Acked-by: Alan Liu <HaoPing.Liu@amd.com> Signed-off-by: Hansen Dsouza <Hansen.Dsouza@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h')
-rw-r--r--drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h9
1 files changed, 9 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
index 692fa23ca02b..069de7649c8c 100644
--- a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
+++ b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.h
@@ -292,6 +292,15 @@ bool dcn301_clk_src_construct(
const struct dce110_clk_src_regs *regs,
const struct dce110_clk_src_shift *cs_shift,
const struct dce110_clk_src_mask *cs_mask);
+
+bool dcn31_clk_src_construct(
+ struct dce110_clk_src *clk_src,
+ struct dc_context *ctx,
+ struct dc_bios *bios,
+ enum clock_source_id id,
+ const struct dce110_clk_src_regs *regs,
+ const struct dce110_clk_src_shift *cs_shift,
+ const struct dce110_clk_src_mask *cs_mask);
#endif
/* this table is use to find *1.001 and /1.001 pixel rates from non-precise pixel rate */