aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c
diff options
context:
space:
mode:
authorEric Bernstein <eric.bernstein@amd.com>2017-11-06 16:38:55 -0500
committerAlex Deucher <alexander.deucher@amd.com>2017-12-14 10:51:45 -0500
commitfeb4a3cd8eb007f4749dc8323110f42fb4682ae0 (patch)
treed59853fcfd0eec57d00d2ce9bd21963d036f0c63 /drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c
parentdrm/amd/display: dal 3.1.21 (diff)
downloadlinux-dev-feb4a3cd8eb007f4749dc8323110f42fb4682ae0.tar.xz
linux-dev-feb4a3cd8eb007f4749dc8323110f42fb4682ae0.zip
drm/amd/display: Integrating MPC pseudocode
Integrating MPC pseudocode to support new blending cases with secondary MPCC list. This includes a design change to MPC data structures and interfaces. Signed-off-by: Eric Bernstein <eric.bernstein@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Harry Wentland <harry.wentland@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c')
-rw-r--r--drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c9
1 files changed, 8 insertions, 1 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c
index 6d6f67b7d30e..20d78cf46ab0 100644
--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c
@@ -330,12 +330,19 @@ void dcn10_opp_construct(struct dcn10_opp *oppn10,
const struct dcn10_opp_shift *opp_shift,
const struct dcn10_opp_mask *opp_mask)
{
+ int i;
+
oppn10->base.ctx = ctx;
oppn10->base.inst = inst;
oppn10->base.funcs = &dcn10_opp_funcs;
+ oppn10->base.mpc_tree_params.opp_id = inst;
+ oppn10->base.mpc_tree_params.opp_list = NULL;
+
+ for (i = 0; i < MAX_PIPES; i++)
+ oppn10->base.mpcc_disconnect_pending[i] = false;
+
oppn10->regs = regs;
oppn10->opp_shift = opp_shift;
oppn10->opp_mask = opp_mask;
}
-